Searched refs:POSTING_READ (Results 1 - 21 of 21) sorted by relevance

/solaris-x11-s11/open-src/kernel/i915/src/
H A Dintel_hdmi.c175 POSTING_READ(VIDEO_DIP_CTL);
215 POSTING_READ(reg);
258 POSTING_READ(reg);
298 POSTING_READ(reg);
332 POSTING_READ(ctl_reg);
413 POSTING_READ(reg);
433 POSTING_READ(reg);
443 POSTING_READ(reg);
470 POSTING_READ(reg);
493 POSTING_READ(re
[all...]
H A Dintel_ddi.c192 POSTING_READ(_FDI_RXA_CTL);
220 POSTING_READ(DDI_BUF_CTL(PORT_E));
230 POSTING_READ(_FDI_RXA_CTL);
239 POSTING_READ(_FDI_RXA_MISC);
261 POSTING_READ(DDI_BUF_CTL(PORT_E));
268 POSTING_READ(DP_TP_CTL(PORT_E));
274 POSTING_READ(_FDI_RXA_CTL);
281 POSTING_READ(_FDI_RXA_MISC);
379 POSTING_READ(SPLL_CTL);
389 POSTING_READ(WRPLL_CTL
[all...]
H A Di915_irq.c92 POSTING_READ(DEIMR);
104 POSTING_READ(DEIMR);
187 POSTING_READ(SDEIMR);
209 POSTING_READ(SDEIMR);
329 POSTING_READ(reg);
343 POSTING_READ(reg);
736 POSTING_READ(GEN7_MISCCPCTL);
745 POSTING_READ(GEN7_L3CDERRST1);
818 POSTING_READ(GEN6_PMIMR);
1166 POSTING_READ(SDEIE
[all...]
H A Dintel_sprite.c138 POSTING_READ(SPSURF(pipe, plane));
154 POSTING_READ(SPSURF(pipe, plane));
181 POSTING_READ(SPKEYMSK(pipe, plane));
312 POSTING_READ(SPRSURF(pipe));
334 POSTING_READ(SPRSURF(pipe));
369 POSTING_READ(SPRKEYMSK(intel_plane->pipe));
481 POSTING_READ(DVSSURF(pipe));
497 POSTING_READ(DVSSURF(pipe));
558 POSTING_READ(DVSKEYMSK(intel_plane->pipe));
H A Di915_ums.c344 POSTING_READ(dpll_a_reg);
351 POSTING_READ(dpll_a_reg);
355 POSTING_READ(_DPLL_A_MD);
413 POSTING_READ(dpll_b_reg);
420 POSTING_READ(dpll_b_reg);
424 POSTING_READ(_DPLL_B_MD);
H A Dintel_dp.c821 POSTING_READ(DP_A);
1008 POSTING_READ(pp_ctrl_reg);
1038 POSTING_READ(pp_ctrl_reg);
1105 POSTING_READ(PCH_PP_CONTROL);
1115 POSTING_READ(pp_ctrl_reg);
1122 POSTING_READ(PCH_PP_CONTROL);
1147 POSTING_READ(pp_ctrl_reg);
1180 POSTING_READ(pp_ctrl_reg);
1204 POSTING_READ(pp_ctrl_reg);
1232 POSTING_READ(DP_
[all...]
H A Dintel_ringbuffer.c843 POSTING_READ(GTIMR);
861 POSTING_READ(GTIMR);
880 POSTING_READ(IMR);
898 POSTING_READ(IMR);
971 POSTING_READ(mmio);
1047 POSTING_READ(GTIMR);
1070 POSTING_READ(GTIMR);
1092 POSTING_READ(GEN6_PMIMR);
1114 POSTING_READ(GEN6_PMIMR);
1657 POSTING_READ(RING_TAI
[all...]
H A Dintel_display.c1337 POSTING_READ(reg);
1340 POSTING_READ(reg);
1343 POSTING_READ(reg);
1372 POSTING_READ(reg);
1964 POSTING_READ(reg);
2055 POSTING_READ(reg);
2255 POSTING_READ(reg);
2316 POSTING_READ(reg);
2334 POSTING_READ(reg);
2369 POSTING_READ(re
[all...]
H A Dintel_crt.c315 POSTING_READ(crt->adpa_reg);
538 POSTING_READ(pipeconf_reg);
705 POSTING_READ(crt->adpa_reg);
H A Dintel_i2c.c151 POSTING_READ(bus->gpio_reg);
168 POSTING_READ(bus->gpio_reg);
H A Dintel_pm.c195 POSTING_READ(GEN6_BLITTER_ECOSKPD);
2981 POSTING_READ(VIDSTART);
3082 POSTING_READ(GEN6_RPNSWREQ);
3657 POSTING_READ(PWRCTXA);
3660 POSTING_READ(RSTDBYCTL);
3783 POSTING_READ(ECR);
4579 POSTING_READ(HSW_PWR_WELL_DRIVER);
4840 POSTING_READ(ECOBUS); /* something from same cacheline, but !FORCEWAKE */
4850 POSTING_READ(ECOBUS); /* something from same cacheline, but !FORCEWAKE */
4862 POSTING_READ(ECOBU
[all...]
H A Di915_drv.c649 POSTING_READ(D_STATE);
656 POSTING_READ(DEBUG_RESET_I830);
660 POSTING_READ(DEBUG_RESET_I830);
666 POSTING_READ(D_STATE);
H A Di915_gem.c2189 POSTING_READ(fence_reg);
2204 POSTING_READ(fence_reg + 4);
2207 POSTING_READ(fence_reg);
2210 POSTING_READ(fence_reg + 4);
2255 POSTING_READ(reg);
2287 POSTING_READ(FENCE_REG_830_0 + reg * 4);
3453 POSTING_READ(GEN7_MISCCPCTL);
3466 POSTING_READ(GEN7_L3LOG_BASE);
H A Di915_gem_debug.c599 POSTING_READ(FORCEWAKE);
613 POSTING_READ(FORCEWAKE);
H A Dintel_lvds.c209 POSTING_READ(lvds_encoder->reg);
238 POSTING_READ(lvds_encoder->reg);
H A Di915_suspend.c147 POSTING_READ(VGA_PD);
H A Dintel_panel.c588 POSTING_READ(reg);
H A Dintel_tv.c1227 POSTING_READ(TV_DAC);
1257 POSTING_READ(TV_CTL);
H A Di915_gem_gtt.c527 POSTING_READ(GFX_FLSH_CNTL_GEN6);
H A Dintel_sdvo.c1401 POSTING_READ(intel_sdvo->sdvo_reg);
1405 POSTING_READ(intel_sdvo->sdvo_reg);
H A Di915_drv.h2014 #define POSTING_READ(reg) (void)DRM_READ32(dev_priv->regs, (reg)) macro

Completed in 373 milliseconds