1450N/A/*
1450N/A * Copyright (c) 2006, 2013, Oracle and/or its affiliates. All rights reserved.
1450N/A */
1450N/A
1450N/A/*
1450N/A *
1450N/A * Copyright 2008, 2013, (c) Intel Corporation
1450N/A * Jesse Barnes <jbarnes@virtuousgeek.org>
1450N/A *
1450N/A * Permission is hereby granted, free of charge, to any person obtaining a
1450N/A * copy of this software and associated documentation files (the
1450N/A * "Software"), to deal in the Software without restriction, including
1450N/A * without limitation the rights to use, copy, modify, merge, publish,
1450N/A * distribute, sub license, and/or sell copies of the Software, and to
1450N/A * permit persons to whom the Software is furnished to do so, subject to
1450N/A * the following conditions:
1450N/A *
1450N/A * The above copyright notice and this permission notice (including the
1450N/A * next paragraph) shall be included in all copies or substantial portions
1450N/A * of the Software.
1450N/A *
1450N/A * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
1450N/A * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
1450N/A * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
1450N/A * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
1450N/A * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
1450N/A * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
1450N/A * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
1450N/A */
1450N/A
1450N/A#include "drmP.h"
1450N/A#include "drm.h"
1450N/A#include "i915_drm.h"
1450N/A#include "intel_drv.h"
1450N/A#include "i915_reg.h"
1450N/A
1450N/Astatic u8 i915_read_indexed(struct drm_device *dev, u16 index_port, u16 data_port, u8 reg)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A
1450N/A I915_WRITE8(index_port, reg);
1450N/A return I915_READ8(data_port);
1450N/A}
1450N/A
1450N/Astatic u8 i915_read_ar(struct drm_device *dev, u16 st01, u8 reg, u16 palette_enable)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A
1450N/A I915_READ8(st01);
1450N/A I915_WRITE8(VGA_AR_INDEX, palette_enable | reg);
1450N/A return I915_READ8(VGA_AR_DATA_READ);
1450N/A}
1450N/A
1450N/Astatic void i915_write_ar(struct drm_device *dev, u16 st01, u8 reg, u8 val, u16 palette_enable)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A
1450N/A I915_READ8(st01);
1450N/A I915_WRITE8(VGA_AR_INDEX, palette_enable | reg);
1450N/A I915_WRITE8(VGA_AR_DATA_WRITE, val);
1450N/A}
1450N/A
1450N/Astatic void i915_write_indexed(struct drm_device *dev, u16 index_port, u16 data_port, u8 reg, u8 val)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A
1450N/A I915_WRITE8(index_port, reg);
1450N/A I915_WRITE8(data_port, val);
1450N/A}
1450N/A
1450N/Astatic void i915_save_vga(struct drm_device *dev)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A int i;
1450N/A u16 cr_index, cr_data, st01;
1450N/A
1450N/A /* VGA state */
1450N/A dev_priv->regfile.saveVGA0 = I915_READ(VGA0);
1450N/A dev_priv->regfile.saveVGA1 = I915_READ(VGA1);
1450N/A dev_priv->regfile.saveVGA_PD = I915_READ(VGA_PD);
1450N/A dev_priv->regfile.saveVGACNTRL = I915_READ(i915_vgacntrl_reg(dev));
1450N/A
1450N/A /* VGA color palette registers */
1450N/A dev_priv->regfile.saveDACMASK = I915_READ8(VGA_DACMASK);
1450N/A
1450N/A /* MSR bits */
1450N/A dev_priv->regfile.saveMSR = I915_READ8(VGA_MSR_READ);
1450N/A if (dev_priv->regfile.saveMSR & VGA_MSR_CGA_MODE) {
1450N/A cr_index = VGA_CR_INDEX_CGA;
1450N/A cr_data = VGA_CR_DATA_CGA;
1450N/A st01 = VGA_ST01_CGA;
1450N/A } else {
1450N/A cr_index = VGA_CR_INDEX_MDA;
1450N/A cr_data = VGA_CR_DATA_MDA;
1450N/A st01 = VGA_ST01_MDA;
1450N/A }
1450N/A
1450N/A /* CRT controller regs */
1450N/A i915_write_indexed(dev, cr_index, cr_data, 0x11,
1450N/A i915_read_indexed(dev, cr_index, cr_data, 0x11) &
1450N/A (~0x80));
1450N/A for (i = 0; i <= 0x24; i++)
1450N/A dev_priv->regfile.saveCR[i] =
1450N/A i915_read_indexed(dev, cr_index, cr_data, i);
1450N/A /* Make sure we don't turn off CR group 0 writes */
1450N/A dev_priv->regfile.saveCR[0x11] &= ~0x80;
1450N/A
1450N/A /* Attribute controller registers */
1450N/A I915_READ8(st01);
1450N/A dev_priv->regfile.saveAR_INDEX = I915_READ8(VGA_AR_INDEX);
1450N/A for (i = 0; i <= 0x14; i++)
1450N/A dev_priv->regfile.saveAR[i] = i915_read_ar(dev, st01, i, 0);
1450N/A I915_READ8(st01);
1450N/A I915_WRITE8(VGA_AR_INDEX, dev_priv->regfile.saveAR_INDEX);
1450N/A I915_READ8(st01);
1450N/A
1450N/A /* Graphics controller registers */
1450N/A for (i = 0; i < 9; i++)
1450N/A dev_priv->regfile.saveGR[i] =
1450N/A i915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, i);
1450N/A
1450N/A dev_priv->regfile.saveGR[0x10] =
1450N/A i915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x10);
1450N/A dev_priv->regfile.saveGR[0x11] =
1450N/A i915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x11);
1450N/A dev_priv->regfile.saveGR[0x18] =
1450N/A i915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x18);
1450N/A
1450N/A /* Sequencer registers */
1450N/A for (i = 0; i < 8; i++)
1450N/A dev_priv->regfile.saveSR[i] =
1450N/A i915_read_indexed(dev, VGA_SR_INDEX, VGA_SR_DATA, i);
1450N/A}
1450N/A
1450N/Astatic void i915_restore_vga(struct drm_device *dev)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A int i;
1450N/A u16 cr_index, cr_data, st01;
1450N/A
1450N/A /* VGA state */
1450N/A I915_WRITE(i915_vgacntrl_reg(dev), dev_priv->regfile.saveVGACNTRL);
1450N/A
1450N/A I915_WRITE(VGA0, dev_priv->regfile.saveVGA0);
1450N/A I915_WRITE(VGA1, dev_priv->regfile.saveVGA1);
1450N/A I915_WRITE(VGA_PD, dev_priv->regfile.saveVGA_PD);
1450N/A POSTING_READ(VGA_PD);
1450N/A udelay(150);
1450N/A
1450N/A /* MSR bits */
1450N/A I915_WRITE8(VGA_MSR_WRITE, dev_priv->regfile.saveMSR);
1450N/A if (dev_priv->regfile.saveMSR & VGA_MSR_CGA_MODE) {
1450N/A cr_index = VGA_CR_INDEX_CGA;
1450N/A cr_data = VGA_CR_DATA_CGA;
1450N/A st01 = VGA_ST01_CGA;
1450N/A } else {
1450N/A cr_index = VGA_CR_INDEX_MDA;
1450N/A cr_data = VGA_CR_DATA_MDA;
1450N/A st01 = VGA_ST01_MDA;
1450N/A }
1450N/A
1450N/A /* Sequencer registers, don't write SR07 */
1450N/A for (i = 0; i < 7; i++)
1450N/A i915_write_indexed(dev, VGA_SR_INDEX, VGA_SR_DATA, i,
1450N/A dev_priv->regfile.saveSR[i]);
1450N/A
1450N/A /* CRT controller regs */
1450N/A /* Enable CR group 0 writes */
1450N/A i915_write_indexed(dev, cr_index, cr_data, 0x11, dev_priv->regfile.saveCR[0x11]);
1450N/A for (i = 0; i <= 0x24; i++)
1450N/A i915_write_indexed(dev, cr_index, cr_data, i, dev_priv->regfile.saveCR[i]);
1450N/A
1450N/A /* Graphics controller regs */
1450N/A for (i = 0; i < 9; i++)
1450N/A i915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, i,
1450N/A dev_priv->regfile.saveGR[i]);
1450N/A
1450N/A i915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x10,
1450N/A dev_priv->regfile.saveGR[0x10]);
1450N/A i915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x11,
1450N/A dev_priv->regfile.saveGR[0x11]);
1450N/A i915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x18,
1450N/A dev_priv->regfile.saveGR[0x18]);
1450N/A
1450N/A /* Attribute controller registers */
1450N/A I915_READ8(st01); /* switch back to index mode */
1450N/A for (i = 0; i <= 0x14; i++)
1450N/A i915_write_ar(dev, st01, i, dev_priv->regfile.saveAR[i], 0);
1450N/A I915_READ8(st01); /* switch back to index mode */
1450N/A I915_WRITE8(VGA_AR_INDEX, dev_priv->regfile.saveAR_INDEX | 0x20);
1450N/A I915_READ8(st01);
1450N/A
1450N/A /* VGA color palette registers */
1450N/A I915_WRITE8(VGA_DACMASK, dev_priv->regfile.saveDACMASK);
1450N/A}
1450N/A
1450N/Astatic void i915_save_display(struct drm_device *dev)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A unsigned long flags;
1450N/A
1450N/A /* Display arbitration control */
1450N/A if (INTEL_INFO(dev)->gen <= 4)
1450N/A dev_priv->regfile.saveDSPARB = I915_READ(DSPARB);
1450N/A
1450N/A /* This is only meaningful in non-KMS mode */
1450N/A /* Don't regfile.save them in KMS mode */
1450N/A if (!drm_core_check_feature(dev, DRIVER_MODESET))
1450N/A i915_save_display_reg(dev);
1450N/A
1450N/A spin_lock_irqsave(&dev_priv->backlight.lock, flags);
1450N/A
1450N/A /* LVDS state */
1450N/A if (HAS_PCH_SPLIT(dev)) {
1450N/A dev_priv->regfile.savePP_CONTROL = I915_READ(PCH_PP_CONTROL);
1450N/A dev_priv->regfile.saveBLC_PWM_CTL = I915_READ(BLC_PWM_PCH_CTL1);
1450N/A dev_priv->regfile.saveBLC_PWM_CTL2 = I915_READ(BLC_PWM_PCH_CTL2);
1450N/A dev_priv->regfile.saveBLC_CPU_PWM_CTL = I915_READ(BLC_PWM_CPU_CTL);
1450N/A dev_priv->regfile.saveBLC_CPU_PWM_CTL2 = I915_READ(BLC_PWM_CPU_CTL2);
1450N/A if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
1450N/A dev_priv->regfile.saveLVDS = I915_READ(PCH_LVDS);
1450N/A } else {
1450N/A dev_priv->regfile.savePP_CONTROL = I915_READ(PP_CONTROL);
1450N/A dev_priv->regfile.savePFIT_PGM_RATIOS = I915_READ(PFIT_PGM_RATIOS);
1450N/A dev_priv->regfile.saveBLC_PWM_CTL = I915_READ(BLC_PWM_CTL);
1450N/A dev_priv->regfile.saveBLC_HIST_CTL = I915_READ(BLC_HIST_CTL);
1450N/A if (INTEL_INFO(dev)->gen >= 4)
1450N/A dev_priv->regfile.saveBLC_PWM_CTL2 = I915_READ(BLC_PWM_CTL2);
1450N/A if (IS_MOBILE(dev) && !IS_I830(dev))
1450N/A dev_priv->regfile.saveLVDS = I915_READ(LVDS);
1450N/A }
1450N/A
1450N/A spin_unlock_irqrestore(&dev_priv->backlight.lock, flags);
1450N/A
1450N/A if (!IS_I830(dev) && !IS_845G(dev) && !HAS_PCH_SPLIT(dev))
1450N/A dev_priv->regfile.savePFIT_CONTROL = I915_READ(PFIT_CONTROL);
1450N/A
1450N/A if (HAS_PCH_SPLIT(dev)) {
1450N/A dev_priv->regfile.savePP_ON_DELAYS = I915_READ(PCH_PP_ON_DELAYS);
1450N/A dev_priv->regfile.savePP_OFF_DELAYS = I915_READ(PCH_PP_OFF_DELAYS);
1450N/A dev_priv->regfile.savePP_DIVISOR = I915_READ(PCH_PP_DIVISOR);
1450N/A } else {
1450N/A dev_priv->regfile.savePP_ON_DELAYS = I915_READ(PP_ON_DELAYS);
1450N/A dev_priv->regfile.savePP_OFF_DELAYS = I915_READ(PP_OFF_DELAYS);
1450N/A dev_priv->regfile.savePP_DIVISOR = I915_READ(PP_DIVISOR);
1450N/A }
1450N/A
1450N/A /* Only regfile.save FBC state on the platform that supports FBC */
1450N/A if (I915_HAS_FBC(dev)) {
1450N/A if (HAS_PCH_SPLIT(dev)) {
1450N/A dev_priv->regfile.saveDPFC_CB_BASE = I915_READ(ILK_DPFC_CB_BASE);
1450N/A } else if (IS_GM45(dev)) {
1450N/A dev_priv->regfile.saveDPFC_CB_BASE = I915_READ(DPFC_CB_BASE);
1450N/A } else {
1450N/A dev_priv->regfile.saveFBC_CFB_BASE = I915_READ(FBC_CFB_BASE);
1450N/A dev_priv->regfile.saveFBC_LL_BASE = I915_READ(FBC_LL_BASE);
1450N/A dev_priv->regfile.saveFBC_CONTROL2 = I915_READ(FBC_CONTROL2);
1450N/A dev_priv->regfile.saveFBC_CONTROL = I915_READ(FBC_CONTROL);
1450N/A }
1450N/A }
1450N/A
1450N/A if (!drm_core_check_feature(dev, DRIVER_MODESET))
1450N/A i915_save_vga(dev);
1450N/A}
1450N/A
1450N/Astatic void i915_restore_display(struct drm_device *dev)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A u64 mask = 0xffffffff;
1450N/A unsigned long flags;
1450N/A
1450N/A /* Display arbitration */
1450N/A if (INTEL_INFO(dev)->gen <= 4)
1450N/A I915_WRITE(DSPARB, dev_priv->regfile.saveDSPARB);
1450N/A
1450N/A if (!drm_core_check_feature(dev, DRIVER_MODESET))
1450N/A i915_restore_display_reg(dev);
1450N/A
1450N/A spin_lock_irqsave(&dev_priv->backlight.lock, flags);
1450N/A
1450N/A /* LVDS state */
1450N/A if (INTEL_INFO(dev)->gen >= 4 && !HAS_PCH_SPLIT(dev))
1450N/A I915_WRITE(BLC_PWM_CTL2, dev_priv->regfile.saveBLC_PWM_CTL2);
1450N/A
1450N/A if (drm_core_check_feature(dev, DRIVER_MODESET))
1450N/A mask = ~LVDS_PORT_EN;
1450N/A
1450N/A if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
1450N/A I915_WRITE(PCH_LVDS, dev_priv->regfile.saveLVDS & mask);
1450N/A else if (INTEL_INFO(dev)->gen <= 4 && IS_MOBILE(dev) && !IS_I830(dev))
1450N/A I915_WRITE(LVDS, dev_priv->regfile.saveLVDS & mask);
1450N/A
1450N/A if (!IS_I830(dev) && !IS_845G(dev) && !HAS_PCH_SPLIT(dev))
1450N/A I915_WRITE(PFIT_CONTROL, dev_priv->regfile.savePFIT_CONTROL);
1450N/A
1450N/A if (HAS_PCH_SPLIT(dev)) {
1450N/A I915_WRITE(BLC_PWM_PCH_CTL1, dev_priv->regfile.saveBLC_PWM_CTL);
1450N/A I915_WRITE(BLC_PWM_PCH_CTL2, dev_priv->regfile.saveBLC_PWM_CTL2);
1450N/A /* NOTE: BLC_PWM_CPU_CTL must be written after BLC_PWM_CPU_CTL2;
1450N/A * otherwise we get blank eDP screen after S3 on some machines
1450N/A */
1450N/A I915_WRITE(BLC_PWM_CPU_CTL2, dev_priv->regfile.saveBLC_CPU_PWM_CTL2);
1450N/A I915_WRITE(BLC_PWM_CPU_CTL, dev_priv->regfile.saveBLC_CPU_PWM_CTL);
1450N/A I915_WRITE(PCH_PP_ON_DELAYS, dev_priv->regfile.savePP_ON_DELAYS);
1450N/A I915_WRITE(PCH_PP_OFF_DELAYS, dev_priv->regfile.savePP_OFF_DELAYS);
1450N/A I915_WRITE(PCH_PP_DIVISOR, dev_priv->regfile.savePP_DIVISOR);
1450N/A I915_WRITE(PCH_PP_CONTROL, dev_priv->regfile.savePP_CONTROL);
1450N/A I915_WRITE(RSTDBYCTL,
1450N/A dev_priv->regfile.saveMCHBAR_RENDER_STANDBY);
1450N/A } else {
1450N/A I915_WRITE(PFIT_PGM_RATIOS, dev_priv->regfile.savePFIT_PGM_RATIOS);
1450N/A I915_WRITE(BLC_PWM_CTL, dev_priv->regfile.saveBLC_PWM_CTL);
1450N/A I915_WRITE(BLC_HIST_CTL, dev_priv->regfile.saveBLC_HIST_CTL);
1450N/A I915_WRITE(PP_ON_DELAYS, dev_priv->regfile.savePP_ON_DELAYS);
1450N/A I915_WRITE(PP_OFF_DELAYS, dev_priv->regfile.savePP_OFF_DELAYS);
1450N/A I915_WRITE(PP_DIVISOR, dev_priv->regfile.savePP_DIVISOR);
1450N/A I915_WRITE(PP_CONTROL, dev_priv->regfile.savePP_CONTROL);
1450N/A }
1450N/A
1450N/A spin_unlock_irqrestore(&dev_priv->backlight.lock, flags);
1450N/A
1450N/A /* only restore FBC info on the platform that supports FBC*/
1450N/A intel_disable_fbc(dev);
1450N/A if (I915_HAS_FBC(dev)) {
1450N/A if (HAS_PCH_SPLIT(dev)) {
1450N/A I915_WRITE(ILK_DPFC_CB_BASE, dev_priv->regfile.saveDPFC_CB_BASE);
1450N/A } else if (IS_GM45(dev)) {
1450N/A I915_WRITE(DPFC_CB_BASE, dev_priv->regfile.saveDPFC_CB_BASE);
1450N/A } else {
1450N/A I915_WRITE(FBC_CFB_BASE, dev_priv->regfile.saveFBC_CFB_BASE);
1450N/A I915_WRITE(FBC_LL_BASE, dev_priv->regfile.saveFBC_LL_BASE);
1450N/A I915_WRITE(FBC_CONTROL2, dev_priv->regfile.saveFBC_CONTROL2);
1450N/A I915_WRITE(FBC_CONTROL, dev_priv->regfile.saveFBC_CONTROL);
1450N/A }
1450N/A }
1450N/A
1450N/A if (!drm_core_check_feature(dev, DRIVER_MODESET))
1450N/A i915_restore_vga(dev);
1450N/A else
1450N/A i915_redisable_vga(dev);
1450N/A}
1450N/A
1450N/Aint i915_save_state(struct drm_device *dev)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A int i;
1450N/A
1450N/A pci_read_config_byte(dev->pdev, LBB, &dev_priv->regfile.saveLBB);
1450N/A
1450N/A mutex_lock(&dev->struct_mutex);
1450N/A
1450N/A i915_save_display(dev);
1450N/A
1450N/A if (!drm_core_check_feature(dev, DRIVER_MODESET)) {
1450N/A /* Interrupt state */
1450N/A if (HAS_PCH_SPLIT(dev)) {
1450N/A dev_priv->regfile.saveDEIER = I915_READ(DEIER);
1450N/A dev_priv->regfile.saveDEIMR = I915_READ(DEIMR);
1450N/A dev_priv->regfile.saveGTIER = I915_READ(GTIER);
1450N/A dev_priv->regfile.saveGTIMR = I915_READ(GTIMR);
1450N/A dev_priv->regfile.saveFDI_RXA_IMR = I915_READ(_FDI_RXA_IMR);
1450N/A dev_priv->regfile.saveFDI_RXB_IMR = I915_READ(_FDI_RXB_IMR);
1450N/A dev_priv->regfile.saveMCHBAR_RENDER_STANDBY =
1450N/A I915_READ(RSTDBYCTL);
1450N/A dev_priv->regfile.savePCH_PORT_HOTPLUG = I915_READ(PCH_PORT_HOTPLUG);
1450N/A } else {
1450N/A dev_priv->regfile.saveIER = I915_READ(IER);
1450N/A dev_priv->regfile.saveIMR = I915_READ(IMR);
1450N/A }
1450N/A }
1450N/A
1450N/A intel_disable_gt_powersave(dev);
1450N/A
1450N/A /* Cache mode state */
1450N/A dev_priv->regfile.saveCACHE_MODE_0 = I915_READ(CACHE_MODE_0);
1450N/A
1450N/A /* Memory Arbitration state */
1450N/A dev_priv->regfile.saveMI_ARB_STATE = I915_READ(MI_ARB_STATE);
1450N/A
1450N/A /* Scratch space */
1450N/A for (i = 0; i < 16; i++) {
1450N/A dev_priv->regfile.saveSWF0[i] = I915_READ(SWF00 + (i << 2));
1450N/A dev_priv->regfile.saveSWF1[i] = I915_READ(SWF10 + (i << 2));
1450N/A }
1450N/A for (i = 0; i < 3; i++)
1450N/A dev_priv->regfile.saveSWF2[i] = I915_READ(SWF30 + (i << 2));
1450N/A
1450N/A mutex_unlock(&dev->struct_mutex);
1450N/A
1450N/A return 0;
1450N/A}
1450N/A
1450N/Aint i915_restore_state(struct drm_device *dev)
1450N/A{
1450N/A struct drm_i915_private *dev_priv = dev->dev_private;
1450N/A int i;
1450N/A
1450N/A pci_write_config_byte(dev->pdev, LBB, dev_priv->regfile.saveLBB);
1450N/A
1450N/A mutex_lock(&dev->struct_mutex);
1450N/A
1450N/A i915_gem_restore_fences(dev);
1450N/A i915_restore_display(dev);
1450N/A
1450N/A if (!drm_core_check_feature(dev, DRIVER_MODESET)) {
1450N/A /* Interrupt state */
1450N/A if (HAS_PCH_SPLIT(dev)) {
1450N/A I915_WRITE(DEIER, dev_priv->regfile.saveDEIER);
1450N/A I915_WRITE(DEIMR, dev_priv->regfile.saveDEIMR);
1450N/A I915_WRITE(GTIER, dev_priv->regfile.saveGTIER);
1450N/A I915_WRITE(GTIMR, dev_priv->regfile.saveGTIMR);
1450N/A I915_WRITE(_FDI_RXA_IMR, dev_priv->regfile.saveFDI_RXA_IMR);
1450N/A I915_WRITE(_FDI_RXB_IMR, dev_priv->regfile.saveFDI_RXB_IMR);
1450N/A I915_WRITE(PCH_PORT_HOTPLUG, dev_priv->regfile.savePCH_PORT_HOTPLUG);
1450N/A } else {
1450N/A I915_WRITE(IER, dev_priv->regfile.saveIER);
1450N/A I915_WRITE(IMR, dev_priv->regfile.saveIMR);
1450N/A }
1450N/A }
1450N/A
1450N/A /* Cache mode state */
1450N/A I915_WRITE(CACHE_MODE_0, dev_priv->regfile.saveCACHE_MODE_0 | 0xffff0000);
1450N/A
1450N/A /* Memory arbitration state */
1450N/A I915_WRITE(MI_ARB_STATE, dev_priv->regfile.saveMI_ARB_STATE | 0xffff0000);
1450N/A
1450N/A for (i = 0; i < 16; i++) {
1450N/A I915_WRITE(SWF00 + (i << 2), dev_priv->regfile.saveSWF0[i]);
1450N/A I915_WRITE(SWF10 + (i << 2), dev_priv->regfile.saveSWF1[i]);
1450N/A }
1450N/A for (i = 0; i < 3; i++)
1450N/A I915_WRITE(SWF30 + (i << 2), dev_priv->regfile.saveSWF2[i]);
1450N/A
1450N/A mutex_unlock(&dev->struct_mutex);
1450N/A
1450N/A intel_i2c_reset(dev);
1450N/A
1450N/A return 0;
1450N/A}