/solaris-x11-s11/open-src/app/gfx-utils/sun-src/vts/efb/ |
H A D | tools.c | 207 register uint_t pitch; local 221 /* Get the pitch */ 238 /* Compute the pitch */ 240 pitch = crtc_pitch & CRTC_PITCH__CRTC_PITCH_MASK; 250 pitch *= 8; 256 pitch *= 16; 262 pitch *= 16; 268 pitch *= 24; 274 pitch *= 32; 286 efb_info.efb_linesize = pitch; 351 uint_t pitch; local [all...] |
H A D | memory.c | 318 register int const pitch = fb_pitch; local 331 mem_addr = (y * pitch * bytepp) + x + base; 366 mem_addr = (y * pitch * bytepp) + x + base;
|
/solaris-x11-s11/open-src/kernel/efb/src/ |
H A D | efb_vis.h | 52 uint32_t pitch; /* Linesize incl offscr to rt */ member in struct:efb_consinfo
|
H A D | radeon_io32.h | 75 int pitch; member in struct:drm_radeon_texture_32
|
H A D | efb_vis.c | 46 ((row) * efb_priv->consinfo.pitch + (col))) 51 ((row) * efb_priv->consinfo.pitch + (col))) 209 efb_priv->consinfo.pitch = regr(CRTC_PITCH) * 8; 211 efb_priv->consinfo.pitch = regr(CRTC2_PITCH) * 8; 276 efb_priv->consinfo.pitch = 282 efb_priv->consinfo.pitch = 288 if (efb_priv->consinfo.pitch == 0) { 990 uint32_t depth, pitch, offset; local 1007 pitch = efb_priv->consinfo.pitch * dept [all...] |
H A D | drm_mode.h | 284 __u32 pitch; member in struct:drm_mode_fb_cmd 302 * The pitch and offset order is dictated by the fourcc, 314 __u32 pitches[4]; /* pitch for each plane */ 455 /* handle, pitch, size will be returned */ 457 uint32_t pitch; member in struct:drm_mode_create_dumb
|
H A D | radeon_drm.h | 678 int pitch; member in struct:drm_radeon_texture
|
H A D | radeon_state.c | 1774 texpitch = tex->pitch; 1789 tex->offset >> 10, tex->pitch, tex->format, 1863 * since minimum tex pitch is 64 bytes and we need 2552 tex.pitch = tex32.pitch;
|
/solaris-x11-s11/open-src/kernel/sys/drm/ |
H A D | drm_fb_helper.h | 113 void drm_fb_helper_fill_fix(struct fb_info *info, uint32_t pitch,
|
H A D | drm_mode.h | 284 __u32 pitch; member in struct:drm_mode_fb_cmd 302 * The pitch and offset order is dictated by the fourcc, 314 __u32 pitches[4]; /* pitch for each plane */ 455 /* handle, pitch, size will be returned */ 457 uint32_t pitch; member in struct:drm_mode_create_dumb
|
/solaris-x11-s11/open-src/app/gfx-utils/sun-src/fbconf_xorg/ast/ |
H A D | ast_res_try_now.c | 110 CRTC_PITCH, /* Stream 1 pitch register offset */ 111 CRTC2_PITCH /* Stream 2 pitch register offset */ 234 int pitch; local 236 pitch = regr(crtc_pitch_off[stream_index]) * 8; 243 pitch * video_mode->height);
|
/solaris-x11-s11/open-src/app/gfx-utils/sun-src/fbconf_xorg/efb/ |
H A D | efb_res_try_now.c | 113 CRTC_PITCH, /* Stream 1 pitch register offset */ 114 CRTC2_PITCH /* Stream 2 pitch register offset */ 239 int pitch; local 241 pitch = regr(crtc_pitch_off[stream_index]) * 8; 248 pitch * video_mode->height);
|
/solaris-x11-s11/open-src/app/gfx-utils/sun-src/fbconf_xorg/mga/ |
H A D | mga_res_try_now.c | 104 CRTC_PITCH, /* Stream 1 pitch register offset */ 105 CRTC2_PITCH /* Stream 2 pitch register offset */ 228 int pitch; local 230 pitch = regr(crtc_pitch_off[stream_index]) * 8; 237 pitch * video_mode->height);
|
/solaris-x11-s11/open-src/app/gfx-utils/sun-src/vts/ast/ |
H A D | memory.c | 316 register int const pitch = fb_pitch; local 329 mem_addr = (y * pitch * bytepp) + x + base; 364 mem_addr = (y * pitch * bytepp) + x + base;
|
/solaris-x11-s11/open-src/app/gfx-utils/sun-src/vts/mga/ |
H A D | memory.c | 321 register int const pitch = fb_pitch; local 334 mem_addr = (y*pitch*bytepp) + x + base; 369 mem_addr = (y*pitch*bytepp) + x + base;
|
H A D | tools.c | 265 register uint_t pitch; local 517 pitch = ((((addr_gen_ext & MGA_CRTCEXT_ADDR_GEN_OFFSET8_9) >> 526 mga_info.mga_linesize = pitch;
|
/solaris-x11-s11/open-src/kernel/i915/src/ |
H A D | i915_drm.h | 63 unsigned int pitch; member in struct:_drm_i915_init 101 int pitch; member in struct:_drm_i915_sarea
|
H A D | intel_drv.h | 751 unsigned int pitch);
|
H A D | intel_display.c | 1847 unsigned int pitch) 1858 return tile_rows * pitch * 8 + tiles * 4096; 1862 offset = *y * pitch + *x * cpp; 6738 u32 pitch = DIV_ROUND_UP(width * bpp, 8); local 6739 return ALIGN(pitch, 64); 6745 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp); local 6746 return ALIGN(pitch * mode->vdisplay, PAGE_SIZE); 7552 * Note that pitch changes could also affect these register. 9199 DRM_DEBUG("pitch (%d) must be at least 64 byte aligned\n", 9221 DRM_DEBUG("%s pitch ( 1844 intel_gen4_compute_page_offset(int *x, int *y, unsigned int tiling_mode, unsigned int cpp, unsigned int pitch) argument [all...] |
H A D | i915_gem.c | 230 /* have to work out size/pitch and return them */ 231 args->pitch = ALIGN(args->width * ((args->bpp + 7) / 8), 64); 232 args->size = args->pitch * args->height; 2236 /* Note: pitch better be a power of two tile widths */ 2432 * It then sets up the reg based on the object's properties: address, pitch
|
/solaris-x11-s11/open-src/kernel/drm/src/ |
H A D | drm_fb_helper.c | 953 int size, pitch; local 955 pitch = ALIGN(fb_info.xres * ((fb_info.depth + 7) / 8), 64); 956 size = ALIGN(pitch *fb_info.yres, PAGE_SIZE);
|
H A D | drm_crtc.c | 2289 r.pitches[0] = or->pitch; 2430 DRM_DEBUG_KMS("bad pitch %u for plane %d\n", r->pitches[i], i); 2582 r->pitch = fb->pitches[0];
|