/vbox/src/VBox/VMM/include/ |
H A D | SELMInline.h | 53 if ((pShwDesc->Gen.u4Type & (X86_SEL_TYPE_CODE | X86_SEL_TYPE_WRITE)) != X86_SEL_TYPE_WRITE) 68 if (!(pShwDesc->Gen.u4Type & X86_SEL_TYPE_CODE)) 74 else if ((pShwDesc->Gen.u4Type & (X86_SEL_TYPE_CODE | X86_SEL_TYPE_READ)) == X86_SEL_TYPE_CODE) 80 if ( (pShwDesc->Gen.u4Type & (X86_SEL_TYPE_CODE | X86_SEL_TYPE_CONF)) 127 if ((pGstDesc->Gen.u4Type & (X86_SEL_TYPE_CODE | X86_SEL_TYPE_WRITE)) != X86_SEL_TYPE_WRITE) 142 if (!(pGstDesc->Gen.u4Type & X86_SEL_TYPE_CODE)) 148 else if ((pGstDesc->Gen.u4Type & (X86_SEL_TYPE_CODE | X86_SEL_TYPE_READ)) == X86_SEL_TYPE_CODE) 154 if ( (pGstDesc->Gen.u4Type & (X86_SEL_TYPE_CODE | X86_SEL_TYPE_CONF)) 191 pDesc->Gen.u4Type |= X86_SEL_TYPE_ACCESSED; 200 && (pDesc->Gen.u4Type [all...] |
/vbox/include/VBox/vmm/ |
H A D | dbgfsel.h | 95 && ((pSelInfo)->u.Raw.Gen.u4Type & (X86_SEL_TYPE_DOWN | X86_SEL_TYPE_CODE)) == X86_SEL_TYPE_DOWN;
|
/vbox/src/VBox/VMM/VMMAll/ |
H A D | IEMAllCImpl.cpp.h | 46 if (RT_UNLIKELY( pCtx->tr.Attr.n.u4Type != AMD64_SEL_TYPE_SYS_TSS_BUSY 47 && pCtx->tr.Attr.n.u4Type != AMD64_SEL_TYPE_SYS_TSS_AVAIL)) 50 u16Port, cbOperand, pCtx->tr.Attr.n.u4Type, pCtx->tr.Attr.u)); 208 && (pSReg->Attr.n.u4Type & (X86_SEL_TYPE_CODE | X86_SEL_TYPE_CONF)) 893 Assert( pDesc->Legacy.Gate.u4Type == X86_SEL_TYPE_SYS_286_TSS_AVAIL 894 || pDesc->Legacy.Gate.u4Type == X86_SEL_TYPE_SYS_386_TSS_AVAIL); 969 if (TssDesc.Legacy.Gate.u4Type & X86_SEL_TYPE_SYS_TSS_BUSY_MASK) 972 TssDesc.Legacy.Gate.u4Type)); 1026 Assert( pDesc->Legacy.Gate.u4Type == X86_SEL_TYPE_SYS_286_CALL_GATE 1027 || pDesc->Legacy.Gate.u4Type [all...] |
H A D | SELMAll.cpp | 234 switch (pSReg->Attr.n.u4Type) 374 uint8_t u4Type = Desc.Gen.u4Type; local 385 switch (BOTH(u1DescType, u4Type)) 664 && (Desc.Gen.u4Type & X86_SEL_TYPE_CODE)) 670 if ( !(Desc.Gen.u4Type & X86_SEL_TYPE_CONF) 726 && (pSRegCS->Attr.n.u4Type & X86_SEL_TYPE_CODE)) 1051 *pfCanHaveIOBitmap = trHid.Attr.n.u4Type == X86_SEL_TYPE_SYS_386_TSS_AVAIL 1052 || trHid.Attr.n.u4Type == X86_SEL_TYPE_SYS_386_TSS_BUSY;
|
H A D | IEMAll.cpp | 1940 Log(("iemMiscValidateNewSSandRsp: %#x - system selector -> #TS\n", NewSS, pDesc->Legacy.Gen.u4Type)); 1944 if ( (pDesc->Legacy.Gen.u4Type & X86_SEL_TYPE_CODE) 1945 || !(pDesc->Legacy.Gen.u4Type & X86_SEL_TYPE_WRITE) ) 1947 Log(("iemMiscValidateNewSSandRsp: %#x - code or read only (%#x) -> #TS\n", NewSS, pDesc->Legacy.Gen.u4Type)); 2052 switch (pCtx->tr.Attr.n.u4Type) 2126 AssertReturn(pCtx->tr.Attr.n.u4Type == AMD64_SEL_TYPE_SYS_TSS_BUSY, VERR_INTERNAL_ERROR_2); 2351 || (Desc.Legacy.Gen.u4Type & (X86_SEL_TYPE_CODE | X86_SEL_TYPE_READ)) == X86_SEL_TYPE_CODE) 2353 Log(("iemHlpTaskSwitchLoadDataSelectorInProtMode: invalid segment type. uSel=%u Desc.u4Type=%#x\n", uSel, 2354 Desc.Legacy.Gen.u4Type)); 2359 if ( (Desc.Legacy.Gen.u4Type [all...] |
H A D | TRPMAll.cpp | 621 if (Desc.Gen.u4Type & X86_SEL_TYPE_CONF)
|
H A D | CPUMAllRegs.cpp | 102 pSReg->Attr.n.u4Type = pSReg == &pVCpu->cpum.s.Guest.cs ? X86_SEL_TYPE_ER_ACC : X86_SEL_TYPE_RW_ACC;
|
/vbox/src/VBox/VMM/VMMR3/ |
H A D | SELM.cpp | 342 pDesc->Gen.u4Type = X86_SEL_TYPE_ER_ACC; 358 pDesc->Gen.u4Type = X86_SEL_TYPE_RW_ACC; 374 pDesc->Gen.u4Type = X86_SEL_TYPE_ER_ACC; 393 pDesc->Gen.u4Type = X86_SEL_TYPE_SYS_386_TSS_AVAIL; 412 pDesc->Gen.u4Type = X86_SEL_TYPE_SYS_386_TSS_AVAIL; 1097 || pDesc->Gen.u4Type != X86_SEL_TYPE_SYS_LDT) 1561 || (cbTss == 0xffff && GCPtrTss == 0 && trHid.Attr.n.u1Present && trHid.Attr.n.u4Type == X86_SEL_TYPE_SYS_386_TSS_BUSY /* RESET */)); 1566 Assert( trHid.Attr.n.u4Type == X86_SEL_TYPE_SYS_286_TSS_BUSY 1567 || trHid.Attr.n.u4Type == X86_SEL_TYPE_SYS_386_TSS_BUSY); 1574 || (cbTss == 0xffff && GCPtrTss == 0 && trHid.Attr.n.u1Present && trHid.Attr.n.u4Type [all...] |
H A D | DBGFDisas.cpp | 488 SelInfo.u.Raw.Gen.u4Type = pSRegCS->Attr.n.u4Type; 516 SelInfo.u.Raw.Gen.u4Type = pSRegCS->Attr.n.u4Type; 525 SelInfo.u.Raw.Gen.u4Type = X86_SEL_TYPE_EO; 548 SelInfo.u.Raw.Gen.u4Type = X86_SEL_TYPE_EO;
|
H A D | DBGFMem.cpp | 506 && (pSelInfo->u.Raw.Gen.u4Type & X86_SEL_TYPE_CODE)) 512 if ( !(pSelInfo->u.Raw.Gen.u4Type & X86_SEL_TYPE_CONF)
|
H A D | CPUM.cpp | 862 pCtx->cs.Attr.n.u4Type = X86_SEL_TYPE_ER_ACC; 868 pCtx->ds.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC; 874 pCtx->es.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC; 880 pCtx->fs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC; 886 pCtx->gs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC; 892 pCtx->ss.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC; 900 pCtx->ldtr.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT; 905 pCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY; /* Deduction, not properly documented by Intel. */
|
H A D | VMMTests.cpp | 627 pHyperCtx->reg.Attr.n.u4Type = selInfo.u.Raw.Gen.u4Type; \
|
H A D | VMMSwitcher.cpp | 164 paIdt[i].u4Type = AMD64_SEL_TYPE_SYS_INT_GATE;
|
H A D | HM.cpp | 2311 AssertMsgReturn( pSel->Attr.n.u4Type & X86_SEL_TYPE_CONF 2314 ("u4Type=%#x u2Dpl=%u uStackDpl=%u\n", pSel->Attr.n.u4Type, pSel->Attr.n.u2Dpl, uStackDpl), 2363 || pSel->Attr.n.u4Type >= X86_SEL_TYPE_ER_ACC)
|
/vbox/src/VBox/VMM/testcase/ |
H A D | tstMicro.cpp | 176 pGDTE->Gen.u4Type = X86_SEL_TYPE_ER_ACC; 188 pGDTE->Gen.u4Type = X86_SEL_TYPE_RW_ACC;
|
/vbox/src/VBox/Debugger/ |
H A D | DBGCEmulateCodeView.cpp | 1749 const char *pszAccessed = pDesc->Gen.u4Type & RT_BIT(0) ? "A " : "NA"; 1756 iEntry, s_apszTypes[pDesc->Gen.u4Type], u32Base, cbLimit, 1781 switch (pDesc->Gen.u4Type) 1795 iEntry, s_apszTypes[pDesc->Gen.u4Type], pDesc, 1803 const char *pszBusy = pDesc->Gen.u4Type & RT_BIT(1) ? "B " : "NB"; 1811 iEntry, s_apszTypes[pDesc->Gen.u4Type], u64Base, cbLimit, 1823 const char *pszCountOf = pDesc->Gen.u4Type & RT_BIT(3) ? "DC" : "WC"; 1829 iEntry, s_apszTypes[pDesc->Gen.u4Type], sel, off, 1844 iEntry, s_apszTypes[pDesc->Gen.u4Type], sel, off, 1896 const char *pszAccessed = pDesc->Gen.u4Type [all...] |
/vbox/include/iprt/ |
H A D | x86.h | 2835 unsigned u4Type : 4; member in struct:X86DESCATTRBITS 2906 unsigned u4Type : 4; member in struct:X86DESCGENERIC 2939 #define X86DESCGENERIC_BIT_OFF_TYPE (40) /**< Bit offset of X86DESCGENERIC::u4Type. */ 2968 unsigned u4Type : 4; member in struct:X86DESCGATE 3068 unsigned u4Type : 4; member in struct:X86DESC64GENERIC 3117 unsigned u4Type : 4; member in struct:X86DESC64SYSTEM 3165 unsigned u4Type : 4; member in struct:X86DESC64GATE 3277 /** The bit number of the code segment read bit (relative to u4Type). */
|
/vbox/src/VBox/VMM/VMMR0/ |
H A D | HMVMXR0.cpp | 3098 Assert(pDesc->System.u4Type == 11); 4320 if (pCtx->cs.Attr.n.u4Type == 9 || pCtx->cs.Attr.n.u4Type == 11) 4322 else if (pCtx->cs.Attr.n.u4Type == 13 || pCtx->cs.Attr.n.u4Type == 15) 4330 || pCtx->cs.Attr.n.u4Type == 3) 4337 Assert(pCtx->ss.Attr.n.u4Type == 3 || pCtx->ss.Attr.n.u4Type == 7); 4349 Assert(pCtx->ds.Attr.n.u4Type & X86_SEL_TYPE_ACCESSED); 4351 Assert(pCtx->ds.Attr.n.u4Type > 1 [all...] |
H A D | HMR0.cpp | 1812 unsigned i = pDesc->Gen.u1DescType << 4 | pDesc->Gen.u4Type;
|
H A D | HMSVMR0.cpp | 2020 pMixedCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY;
|