/illumos-gate/usr/src/boot/lib/libc/string/ |
H A D | strcspn.c | 35 #define BIT(c) ((u_long)1 << ((u_char)(c) % LONG_BIT)) macro 61 bit = BIT(*charset); 67 bit = BIT(*s1);
|
H A D | strspn.c | 35 #define BIT(c) ((u_long)1 << ((u_char)(c) % LONG_BIT)) macro 60 bit = BIT(*charset); 66 bit = BIT(*s1);
|
/illumos-gate/usr/src/common/mc/mc-amd/ |
H A D | mcamd_rowcol_impl.h | 48 #define BIT(val, num) ((val) & 1ULL << num) macro 55 #define BITVAL(var, num) ((BIT(var, num) >> (num)) & 1ULL)
|
/illumos-gate/usr/src/cmd/lastcomm/ |
H A D | lc_utils.c | 268 #define BIT(flag, ch) flags[i++] = (f & flag) ? ch : ' ' macro 269 BIT(ASU, 'S'); 270 BIT(AFORK, 'F'); 273 #undef BIT macro
|
/illumos-gate/usr/src/lib/libcmd/common/ |
H A D | stty.c | 98 #define BIT 1 macro 201 { "parenb", BIT, C_FLAG, 0, PARENB, PARENB, C("Enable (disable) parity generation and detection") }, 202 { "parodd", BIT, C_FLAG, 0, PARODD, PARODD, C("Use odd (even) parity") }, 204 { "parext", BIT, C_FLAG, 0, PAREXT, PAREXT }, 207 { "cread", BIT, C_FLAG, SS, CREAD, CREAD, C("Enable (disable) input") }, 213 { "hupcl", BIT, C_FLAG, 0, HUPCL, HUPCL, C("Hangup (do not hangup) connection on last close") }, 214 { "hup", BIT, C_FLAG, IG, HUPCL, HUPCL, C("Same as \bhupcl\b") }, 215 { "cstopb", BIT, C_FLAG, 0, CSTOPB, CSTOPB, C("Use two (one) stop bits") }, 217 { "crtscts", BIT, C_FLAG, 0, CRTSCTS, CRTSCTS, C("Enable (disable) RTS/CTS handshaking") }, 219 { "clocal", BIT, C_FLA [all...] |
/illumos-gate/usr/src/cmd/sgs/yacc/common/ |
H A D | dextern.h | 87 #define BIT(a, i) ((a)[(i)>>5] & (1<<((i)&037))) macro 96 #define BIT(a, i) ((a)[(i)>>4] & (1<<((i)&017))) macro
|
/illumos-gate/usr/src/uts/intel/io/dnet/ |
H A D | dnet_mii.c | 776 #define BIT(bit, value) ((value) & (1<<(bit))) macro 802 BIT(9, reg) ? "serial":"nibble"); 805 BIT(reg, 5) ? "" : "no ", 806 BIT(reg, 4) ? "" : "no ", 807 BIT(reg, 3) ? "UTP" : "STP", 808 BIT(reg, 2) ? "low" : "normal", 809 BIT(reg, 0) ? "enabled" : "disabled");
|
/illumos-gate/usr/src/uts/common/io/i40e/ |
H A D | i40e_osdep.h | 96 #define BIT(a) (1UL << (a)) macro
|
/illumos-gate/usr/src/cmd/backup/restore/ |
H A D | restore.h | 369 #define BIT(i, w) (MWORD((w), (i)) & MBIT(i)) macro
|
/illumos-gate/usr/src/cmd/cmd-inet/usr.lib/wpad/ |
H A D | wpa_impl.h | 22 #define BIT(n) (1 << (n)) macro 24 #define WPA_CIPHER_NONE BIT(0) 25 #define WPA_CIPHER_WEP40 BIT(1) 26 #define WPA_CIPHER_WEP104 BIT(2) 27 #define WPA_CIPHER_TKIP BIT(3) 28 #define WPA_CIPHER_CCMP BIT(4) 30 #define WPA_KEY_MGMT_IEEE8021X BIT(0) 31 #define WPA_KEY_MGMT_PSK BIT(1) 32 #define WPA_KEY_MGMT_NONE BIT(2) 33 #define WPA_KEY_MGMT_IEEE8021X_NO_WPA BIT( [all...] |
/illumos-gate/usr/src/cmd/backup/dump/ |
H A D | dump.h | 94 #define BIT(i, w) (MWORD(w, i) & MBIT(i)) macro
|
/illumos-gate/usr/src/uts/common/io/audio/drv/audiocmi/ |
H A D | audiocmi.h | 73 #define FUNCTRL0_CH1_RST BIT(19) 74 #define FUNCTRL0_CH0_RST BIT(18) 75 #define FUNCTRL0_CH1_EN BIT(17) 76 #define FUNCTRL0_CH0_EN BIT(16) 77 #define FUNCTRL0_CH1_PAUSE BIT(3) 78 #define FUNCTRL0_CH0_PAUSE BIT(2) 79 #define FUNCTRL0_CH1_REC BIT(1) 80 #define FUNCTRL0_CH0_REC BIT(0) 100 #define FUNCTRL1_INTRM BIT(5) /* enable MCB intr */ 101 #define FUNCTRL1_BREQ BIT( 344 #define BIT macro [all...] |
/illumos-gate/usr/src/uts/common/io/sdcard/adapters/sdhost/ |
H A D | sdhost.h | 48 #define BIT(x) (1 << (x)) macro 122 #define XFR_MODE_DMA_EN BIT(0) 123 #define XFR_MODE_COUNT BIT(1) 124 #define XFR_MODE_AUTO_CMD12 BIT(2) 125 #define XFR_MODE_READ BIT(4) /* 1 = read, 0 = write */ 126 #define XFR_MODE_MULTI BIT(5) /* 1 = multi, 0 = single */ 129 #define COMMAND_CRC_CHECK_EN BIT(3) 130 #define COMMAND_INDEX_CHECK_EN BIT(4) 131 #define COMMAND_DATA_PRESENT BIT(5) 144 #define PRS_CMD_INHIBIT BIT( [all...] |
/illumos-gate/usr/src/uts/common/io/xge/hal/include/ |
H A D | xgehal-types.h | 32 * BIT(loc) - set bit at offset 34 #define BIT(loc) (0x8000000000000000ULL >> (loc)) macro 547 #define XGE_HAL_TXPIC_INT_M BIT(0) 548 #define XGE_HAL_TXDMA_INT_M BIT(1) 549 #define XGE_HAL_TXMAC_INT_M BIT(2) 550 #define XGE_HAL_TXXGXS_INT_M BIT(3) 551 #define XGE_HAL_TXTRAFFIC_INT_M BIT(8) 552 #define XGE_HAL_PIC_RX_INT_M BIT(32) 553 #define XGE_HAL_RXDMA_INT_M BIT(33) 554 #define XGE_HAL_RXMAC_INT_M BIT(3 [all...] |
/illumos-gate/usr/src/uts/common/io/arn/ |
H A D | arn_ath9k.h | 66 #define BIT(n) (1UL << (n)) macro 199 ATH9K_HW_CAP_CHAN_SPREAD = BIT(0), 200 ATH9K_HW_CAP_MIC_AESCCM = BIT(1), 201 ATH9K_HW_CAP_MIC_CKIP = BIT(2), 202 ATH9K_HW_CAP_MIC_TKIP = BIT(3), 203 ATH9K_HW_CAP_CIPHER_AESCCM = BIT(4), 204 ATH9K_HW_CAP_CIPHER_CKIP = BIT(5), 205 ATH9K_HW_CAP_CIPHER_TKIP = BIT(6), 206 ATH9K_HW_CAP_VEOL = BIT(7), 207 ATH9K_HW_CAP_BSSIDMASK = BIT( [all...] |
/illumos-gate/usr/src/uts/common/io/rtw/ |
H A D | rtwreg.h | 47 * nth bit, BIT(0) == 0x1. 49 #define BIT(n) (((n) == 32) ? 0 : ((uint32_t)1 << (n))) macro 54 #define BITS(m, n) ((BIT(MAX((m), (n)) + 1) - 1) ^ (BIT(MIN((m), (n))) - 1)) 136 #define RTW_BRSR_BPLCP BIT(8) 146 #define RTW_BRSR_MBR8181_1MBPS BIT(0) 147 #define RTW_BRSR_MBR8181_2MBPS BIT(1) 148 #define RTW_BRSR_MBR8181_5MBPS BIT(2) 149 #define RTW_BRSR_MBR8181_11MBPS BIT(3) 170 #define RTW_CR_RST BIT( [all...] |
/illumos-gate/usr/src/uts/common/io/i40e/core/ |
H A D | i40e_type.h | 48 #define BIT(a) (1UL << (a)) macro 268 I40E_CAP_PHY_TYPE_SGMII = BIT(I40E_PHY_TYPE_SGMII), 269 I40E_CAP_PHY_TYPE_1000BASE_KX = BIT(I40E_PHY_TYPE_1000BASE_KX), 270 I40E_CAP_PHY_TYPE_10GBASE_KX4 = BIT(I40E_PHY_TYPE_10GBASE_KX4), 271 I40E_CAP_PHY_TYPE_10GBASE_KR = BIT(I40E_PHY_TYPE_10GBASE_KR), 272 I40E_CAP_PHY_TYPE_40GBASE_KR4 = BIT(I40E_PHY_TYPE_40GBASE_KR4), 273 I40E_CAP_PHY_TYPE_XAUI = BIT(I40E_PHY_TYPE_XAUI), 274 I40E_CAP_PHY_TYPE_XFI = BIT(I40E_PHY_TYPE_XFI), 275 I40E_CAP_PHY_TYPE_SFI = BIT(I40E_PHY_TYPE_SFI), 276 I40E_CAP_PHY_TYPE_XLAUI = BIT(I40E_PHY_TYPE_XLAU [all...] |
/illumos-gate/usr/src/uts/common/io/yge/ |
H A D | yge.h | 97 #define BIT(n) (1U << n) macro 133 #define PCI_Y2_PIG_ENA BIT(31) /* Enable Plug-in-Go (YUKON-2) */ 134 #define PCI_Y2_DLL_DIS BIT(30) /* Disable PCI DLL (YUKON-2) */ 135 #define PCI_Y2_PHY2_COMA BIT(29) /* Set PHY 2 to Coma Mode (YUKON-2) */ 136 #define PCI_Y2_PHY1_COMA BIT(28) /* Set PHY 1 to Coma Mode (YUKON-2) */ 137 #define PCI_Y2_PHY2_POWD BIT(27) /* Set PHY 2 to Power Down (YUKON-2) */ 138 #define PCI_Y2_PHY1_POWD BIT(26) /* Set PHY 1 to Power Down (YUKON-2) */ 139 #define PCI_DIS_BOOT BIT(24) /* Disable BOOT via ROM */ 140 #define PCI_EN_IO BIT(23) /* Mapping to I/O space */ 141 #define PCI_EN_FPROM BIT(2 [all...] |