Searched refs:enable (Results 226 - 250 of 282) sorted by relevance

1234567891011>>

/illumos-gate/usr/src/uts/common/io/nxge/
H A Dnxge_txdma.c302 * mask_p The events to enable.
384 * channel The channel to enable.
1291 * Toggle all TDCs on (enable) or off (disable).
1295 * enable Enable or disable a TDC.
1312 nxge_txdma_hw_mode(p_nxge_t nxgep, boolean_t enable) argument
1322 "==> nxge_txdma_hw_mode: enable mode %d", enable));
1344 if (enable) {
1349 "channel %d (enable) rs 0x%x",
1376 /* enable th
[all...]
H A Dnxge_mac.c1223 pcs_cfg.bits.w0.enable = 1;
1339 * is 0, enable receive pause.
1357 "enable pause", portn));
1360 * is 1, enable receive pause.
1392 * is 0, enable receive pause and disable
1402 * is 1, enable receive pause. Send pause is
1764 /* channel 0: enable syn. master */
1853 /* channel 0: enable syn. master */
3535 /* enable pre-emphasis */
3558 /* enable hig
4758 nxge_link_intr(p_nxge_t nxgep, link_intr_enable_t enable) argument
6632 nxge_link_monitor(p_nxge_t nxgep, link_mon_enable_t enable) argument
[all...]
/illumos-gate/usr/src/uts/common/io/i40e/core/
H A Di40e_common.c1144 * @enable: state change request
1146 * Handles hw requirement to indicate intention to enable
1149 void i40e_pre_tx_queue_cfg(struct i40e_hw *hw, u32 queue, bool enable) argument
1164 if (enable)
1832 * @enable_link: if TRUE: enable link, if FALSE: disable link
1862 * @enable_lse: enable/disable LinkStatusEvent reporting
2195 * @set: set unicast promiscuous enable/disable
2228 * @set: set multicast promiscuous enable/disable
2260 * @enable: set MAC L2 layer unicast promiscuous enable/disabl
2264 i40e_aq_set_vsi_mc_promisc_on_vlan(struct i40e_hw *hw, u16 seid, bool enable, u16 vid, struct i40e_asq_cmd_details *cmd_details) argument
2298 i40e_aq_set_vsi_uc_promisc_on_vlan(struct i40e_hw *hw, u16 seid, bool enable, u16 vid, struct i40e_asq_cmd_details *cmd_details) argument
[all...]
/illumos-gate/usr/src/uts/common/inet/ilb/
H A Dilb.c1066 * now, just add a simple loop for enable/disable/del.
1140 ilb_rule_t *rule, in6_addr_t *addr, boolean_t enable)
1166 if (enable) {
1139 ilb_server_toggle(ilb_stack_t *ilbs, zoneid_t zoneid, const char *rule_name, ilb_rule_t *rule, in6_addr_t *addr, boolean_t enable) argument
/illumos-gate/usr/src/uts/common/os/
H A Dkcpc.c673 kcpc_enable(kthread_t *t, int cmd, int enable) argument
726 if (enable)
1204 * Otherwise, re-enable the counters and continue life as before.
/illumos-gate/usr/src/uts/common/io/nxge/npi/
H A Dnpi_rxdma.c326 /* enable the logical page */
630 * enable the RDC or else configuration fatal error
1270 rand_reg.bits.ldw.enable = 1;
1286 rand_reg.bits.ldw.enable = 0;
1710 * to 1, we will enable interrupt generation for the
1712 * have to be cleared to enable interrupt.
1890 * NPI_SUCCESS - If enable channel with mailbox update
/illumos-gate/usr/src/uts/common/io/rtls/
H A Drtls.c714 * rtls_m_multicst() -- set(enable) or disable a multicast address
716 * Program the hardware to enable/disable the multicast address in "mcast".
719 rtls_m_multicst(void *arg, boolean_t enable, const uint8_t *mcast) argument
730 if (enable) {
1873 * Change to config register write enable mode
/illumos-gate/usr/src/uts/common/sys/nxge/
H A Dnxge_mac_hw.h499 #define BMAC_ALTAD_CMPEN_REG 0x3f8 /* Alt addr compare enable */
833 #define MAC_TX_CFG_TXMAC_ENABLE 0x00000001 /* enable TX MAC. */
837 #define MAC_RX_CFG_RXMAC_ENABLE 0x00000001 /* enable RX MAC */
840 #define MAC_RX_CFG_PROMISC 0x00000008 /* promisc mode enable */
855 #define MAC_XIF_TX_OUTPUT_EN 0x00000001 /* enable Tx output driver */
989 #define XMAC_TX_CFG_TX_ENABLE 0x00000001 /* enable XTX MAC */
994 #define XMAC_WARNING_MSG_ENABLE 0x00000080 /* Sim warning msg enable */
997 #define XMAC_RX_CFG_RX_ENABLE 0x00000100 /* enable XRX MAC */
998 #define XMAC_RX_CFG_PROMISC 0x00000200 /* promisc mode enable */
1017 #define XMAC_XIF_TX_OUTPUT_EN 0x01000000 /* enable MI
1707 uint32_t enable : 1; member in struct:_pcs_cfg_t::__anon8424::__anon8425
[all...]
/illumos-gate/usr/src/cmd/dfs.cmds/sharemgr/
H A Dcommands.c450 * Since some protocols don't want an "enable" when properties change,
527 * enable all the shares in the specified group. This is a helper for
531 * enable.
582 * Given a list of groups, enable each one found. If updateproto is
584 * passed in. If enable is non-zero, tell enable_group to try the
589 int online, char *updateproto, int enable)
626 if (enable) {
658 enable, work->proto);
666 enable_group(subgroup, NULL, enable,
2401 * helper function to enable
588 enable_all_groups(sa_handle_t handle, struct list *work, int setstate, int online, char *updateproto, int enable) argument
[all...]
/illumos-gate/usr/src/cmd/dtrace/test/cmd/jdtrace/
H A DJDTrace.java528 "\t-f enable or list probes matching the specified " +
531 "\t-i enable or list probes matching the specified probe id\n" +
535 "\t-m enable or list probes matching the specified " +
537 "\t-n enable or list probes matching the specified probe name\n" +
540 "\t-P enable or list probes matching the specified " +
543 "\t-s enable or list probes according to the specified " +
550 "\t-x enable or modify compiler and tracing options\n" +
946 dtrace.enable(p);
/illumos-gate/usr/src/uts/common/io/chxge/com/
H A Dpm3393.c152 /* PM3393 - Global interrupt enable
196 /* PM3393 - Global interrupt enable */
716 .enable = pm3393_enable_port,
778 (void) t1_tpi_write(adapter, OFFSET(0x320c), 0x0000ffff); /* EFLX enable overflow interrupt The other bit are undocumented */
781 (void) t1_tpi_write(adapter, OFFSET(0x2200), 0x0000c000); /* IFLX Configuration - enable */
/illumos-gate/usr/src/uts/common/sys/fibre-channel/fca/oce/
H A Doce_hw.h1427 uint32_t enable; member in struct:mbx_common_func_link_cfg::__anon7712::__anon7713
/illumos-gate/usr/src/uts/intel/ia32/ml/
H A Dexception.s1005 sti / enable interrupts
/illumos-gate/usr/src/uts/common/io/e1000g/
H A De1000g_sw.h182 #define DEFAULT_TX_HCKSUM_ENABLE 1 /* Hardware checksum enable */
183 #define DEFAULT_LSO_ENABLE 1 /* LSO enable */
1066 void phy_spd_state(struct e1000_hw *hw, boolean_t enable);
/illumos-gate/usr/src/uts/common/io/mac/
H A Dmac_datapath_setup.c362 * enable the polling interface used by the consumer.(i.e IP) over this
490 * There is a need to enable or disable the poll capability of an SRS over an
1634 mac_client_update_classifier(mac_client_impl_t *mcip, boolean_t enable) argument
1645 enable_classifier = !FLOW_TAB_EMPTY(mcip->mci_subflow_tab) && enable;
4019 * Given a MAC, change the polling state for all its MAC clients. 'enable' is
4020 * B_TRUE to enable polling or B_FALSE to disable. Polling is enabled by
4024 mac_poll_state_change(mac_handle_t mh, boolean_t enable) argument
4030 if (enable)
/illumos-gate/usr/src/uts/common/io/ixgbe/core/
H A Dixgbe_common.c2520 /* enable promisc if not already in overflow or set by user */
2805 /* Set up and enable Rx high/low water mark thresholds, enable XON. */
3884 * that enable the particular VLAN id, much like the MTA:
4231 * @enable: enable or disable switch for anti-spoofing
4232 * @pf: Physical Function pool - do not enable anti-spoofing for the PF
4235 void ixgbe_set_mac_anti_spoofing(struct ixgbe_hw *hw, bool enable, int pf) argument
4245 if (enable)
4273 * @enable
4277 ixgbe_set_vlan_anti_spoofing(struct ixgbe_hw *hw, bool enable, int vf) argument
[all...]
/illumos-gate/usr/src/lib/libtecla/common/
H A Dgetline.c9084 * Re-enable conversion of newline characters to carriage-return/linefeed,
9147 * Re-enable conversion of newline characters to carriage-return/linefeed,
9525 * Temporarily enable or disable the gl_get_line() history mechanism.
9529 * enable int If true, turn on the history mechanism. If
9532 void gl_toggle_history(GetLine *gl, int enable) argument
9543 _glh_toggle_history(gl->glh, enable);
9724 * enable int 0 - Disable echoing.
9733 int gl_echo_mode(GetLine *gl, int enable) argument
9746 if(enable >= 0)
9747 gl->echo = enable;
12554 gl_automatic_history(GetLine *gl, int enable) argument
[all...]
/illumos-gate/usr/src/uts/common/io/fibre-channel/fca/emlxs/
H A Demlxs_dfc.c6042 "Maintenance mode enable requested.");
7470 uint32_t enable; local
7478 enable = dfc->flag;
7481 "%s: %s. pid=%d enable=%d", emlxs_dfc_xlate(dfc->cmd),
7482 emlxs_dfc_event_xlate(event), pid, enable);
7497 "%s: %s. Invalid event. pid=%d enable=%d",
7499 pid, enable);
7504 if (enable) {
7537 "pid=%d enable=%d",
7540 enable);
9945 uint32_t event, pid, enable; local
[all...]
/illumos-gate/usr/src/cmd/svc/configd/
H A Drc_node.c2302 int enable; local
2314 enable = 0;
2316 enable = 1;
2325 *event_id = enable ? ADT_smf_enable : ADT_smf_disable;
2328 *event_id = enable ? ADT_smf_tmp_enable : ADT_smf_tmp_disable;
/illumos-gate/usr/src/uts/common/avs/ns/rdc/
H A Drdc_io.c79 * It is also used by enable/resume and disable/suspend code to ensure that
709 /* XXX check here for resume or enable and act accordingly */
717 cmn_err(CE_WARN, "!disk queue %s enable failed,"
1417 * Used by enable & resume code.
1458 * enable and resume processing.
1736 * Used by enable & resume code.
2649 /* A resume or enable failed */
3532 /* A resume or enable failed or we raced with a teardown */
4131 /* A resume or enable failed */
4902 /* A resume or enable faile
6014 int enable, disable; local
[all...]
/illumos-gate/usr/src/uts/common/inet/ip/
H A Dip_if.c1662 "could not enable hcksum version %d "
1683 * to enable hardware checksum offload.
1693 "could not enable hardware cksum for %s (ENOMEM)\n",
1724 * nmp points to a DL_CAPABILITY_REQ message to enable
1809 "could not enable Zero-copy version %d "
1836 "could not enable zerocopy for %s (ENOMEM)\n",
1858 "to enable zero-copy version %d\n", ill->ill_name,
1864 /* nmp points to a DL_CAPABILITY_REQ message to enable zcopy */
1945 "could not enable DLD version %d "
1967 * these perimeters is IP -> MAC. Thus for example to enable th
2670 ill_forward_set_on_ill(ill_t *ill, boolean_t enable) argument
2697 ill_forward_set(ill_t *ill, boolean_t enable) argument
2726 ill_forward_set_on_ill(ipmp_illgrp_ipmp_ill(illg), enable); local
2740 ill_set_nce_router_flags(ill_t *ill, boolean_t enable) argument
[all...]
/illumos-gate/usr/src/cmd/svc/startd/
H A Dlibscf.c1663 libscf_set_enable_ovr(scf_instance_t *inst, int enable) argument
1667 SCF_PROPERTY_ENABLED, enable));
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/l5/
H A Dlm_l5.c1393 DbgBreakIf(0 != mm_le32_to_cpu(kcqe->completion_status)); /* enable should never fail */
2269 //To enable the timer block.
2494 struct fcoe_kwqe_conn_enable_disable *enable)
2503 memcpy(&ramrod_params->fcoe_enable.enable_disable_kwqe, enable, sizeof(struct fcoe_kwqe_conn_enable_disable));
2491 lm_fc_post_enable_ramrod( struct _lm_device_t *pdev, lm_fcoe_state_t *fcoe, struct fcoe_kwqe_conn_enable_disable *enable) argument
/illumos-gate/usr/src/uts/sun4u/cpu/
H A Dus3_common_asm.s221 wrpr %g0, %o5, %pstate /* enable interrupts */
252 wrpr %g0, %o5, %pstate /* enable interrupts */
1067 * re-enable the i$, d$, w$, and p$ according to bootup cache state.
1496 * 14) Flush and re-enable the Dcache if it was on at step 3.
2885 wr %g0, FPRS_FEF, %fprs ! enable FP
2970 wr %g0, FPRS_FEF, %fprs ! ... enable the fpu
/illumos-gate/usr/src/uts/sun4u/io/px/
H A Dpx_err.c59 * Do not enable Link Interrupts
92 * 0 = enable
744 * For readability you in code you set 1 to enable an interrupt.
782 px_err_reg_setup_pcie(uint8_t chip_mask, caddr_t csr_base, boolean_t enable) argument
792 px_err_reg_func = (enable ? px_err_reg_enable : px_err_reg_disable);

Completed in 1420 milliseconds

1234567891011>>