Searched refs:stx (Results 1 - 11 of 11) sorted by relevance

/openjdk7/hotspot/src/cpu/sparc/vm/
H A DsharedRuntime_sparc.cpp130 __ stx(O0, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8);
131 __ stx(O1, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8);
132 __ stx(O2, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+2*8);
133 __ stx(O3, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+3*8);
134 __ stx(O4, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+4*8);
135 __ stx(O5, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+5*8);
151 __ stx(O0, SP, o0_offset+STACK_BIAS);
154 __ stx(O1, SP, o1_offset+STACK_BIAS);
158 __ stx(O2, SP, o2_offset+STACK_BIAS);
161 __ stx(O
[all...]
H A DstubGenerator_sparc.cpp309 __ delayed()->stx(G1, addr, G0); // store entire long
1236 __ stx(O3, to, -16);
1237 __ stx(O4, to, -8);
1292 __ stx(G3, to, -8);
1345 __ stx(O3, end_to, 8);
1349 __ stx(O4, end_to, 0);
1364 __ stx(G3, end_to, 0);
1568 __ stx(O3, end_to, 8);
1570 __ delayed()->stx(O4, end_to, 0);
1824 __ stx(valu
[all...]
H A Dassembler_sparc.inline.hpp283 inline void Assembler::stx( Register d, Register s1, Register s2) { v9_only(); emit_long( op(ldst_op) | rd(d) | op3(stx_op3) | rs1(s1) | rs2(s2) ); } function in class:Assembler
284 inline void Assembler::stx( Register d, Register s1, int simm13a) { v9_only(); emit_data( op(ldst_op) | rd(d) | op3(stx_op3) | rs1(s1) | immed(true) | simm(simm13a, 13)); } function in class:Assembler
316 inline void Assembler::stx(Register d, const Address& a, int offset) { function in class:Assembler
317 if (a.has_index()) { assert(offset == 0, ""); stx(d, a.base(), a.index() ); }
318 else { stx(d, a.base(), a.disp() + offset); }
324 inline void Assembler::stx(Register d, Register s1, RegisterOrConstant s2) { stx(d, Address(s1, s2)); } function in class:Assembler
399 Assembler::stx(d, s1, s2);
407 Assembler::stx(d, s1, simm13a);
422 Assembler::stx(
[all...]
H A DnativeInst_sparc.cpp635 a->stx( G5, G4, al1.low10() ); idx++;
637 a->stx( G5, G4, I3 ); idx++;
779 a->stx( G5, G4, al.low10()); idx++;
781 a->stx( G5, G4, I3 ); idx++;
H A Dassembler_sparc.cpp486 stx( L5, O2, I7 );
487 stx( I7, I6, -1 );
1781 stx(O0,SP,frame::register_save_words*wordSize+STACK_BIAS+0*8);
1782 stx(O1,SP,frame::register_save_words*wordSize+STACK_BIAS+1*8);
1784 stx(O7,SP,frame::register_save_words*wordSize+STACK_BIAS+7*8);
1819 stx(O0,SP,frame::register_save_words*wordSize+STACK_BIAS+0*8);
1820 stx(O1,SP,frame::register_save_words*wordSize+STACK_BIAS+1*8);
1822 stx(O7,SP,frame::register_save_words*wordSize+STACK_BIAS+7*8);
1854 stx(O2,SP,frame::register_save_words*wordSize+STACK_BIAS+2*8);
1855 stx(O
[all...]
H A Dc1_MacroAssembler_sparc.cpp281 for (int i = hdr_size_in_bytes; i < con_size_in_bytes; i += 2 * HeapWordSize) stx(G0, obj, i);
H A Dinterp_masm_sparc.cpp346 debug_only(stx(G0, r1, offset+Interpreter::stackElementSize);)
370 stx(l, r1, offset);
372 debug_only(stx(G0, r1, offset+Interpreter::stackElementSize);)
2379 stx(O0, STATE(_native_lresult));
2387 stx(O0, l_tmp);
H A DcppInterpreter_sparc.cpp91 __ stx(O0, STATE(_native_lresult));
195 __ stx(G1, L1_scratch, -wordSize);
202 __ stx(O0, L1_scratch, -wordSize);
H A Dassembler_sparc.hpp1681 inline void stx( Register d, Register s1, Register s2 );
1682 inline void stx( Register d, Register s1, int simm13a);
1694 inline void stx( Register d, const Address& a, int offset = 0 );
1701 inline void stx( Register d, Register s1, RegisterOrConstant s2 );
2175 // st_ptr will perform st for 32 bit VM's and stx for 64 bit VM's
2192 // st_long will perform std for 32 bit VM's and stx for 64 bit VM's
H A Dc1_LIRAssembler_sparc.cpp821 __ stx(from_reg->as_register_lo(), base, offset);
879 __ stx(from_reg->as_register_lo(), base, disp);
3198 __ stx(G4, base, disp);
3200 __ stx(G4, base, idx);
H A DtemplateInterpreter_sparc.cpp76 __ stx(O0, l_tmp);

Completed in 107 milliseconds