Searched refs:r_tstate (Results 1 - 25 of 26) sorted by relevance

12

/illumos-gate/usr/src/uts/sparc/v9/os/
H A Dsimulator.c93 ASSERT(USERMODE(rp->r_tstate));
175 asi = (uint_t)(rp->r_tstate >> TSTATE_ASI_SHIFT) &
573 usermode = USERMODE(rp->r_tstate);
586 if (USERMODE(rp->r_tstate))
593 asi = (uint_t)(rp->r_tstate >> TSTATE_ASI_SHIFT) &
797 s1 = ((rp->r_tstate & TSTATE_IN) >> (TSTATE_CCR_SHIFT + 3)) ^
798 ((rp->r_tstate & TSTATE_IV) >> (TSTATE_CCR_SHIFT + 1));
813 rp->r_tstate &= ~TSTATE_ICC;
814 rp->r_tstate |= (uint64_t)((c >> 31) & 1) << (TSTATE_CCR_SHIFT + 0);
815 rp->r_tstate |
[all...]
H A Dxregs.c178 xregs->pr_un.pr_v8p.pr_tstate = rp->r_tstate;
298 rp->r_tstate &= ~((uint64_t)CCR_XCC << TSTATE_CCR_SHIFT);
299 rp->r_tstate |= xregs->pr_un.pr_v8p.pr_tstate &
301 rp->r_tstate &= ~((uint64_t)TSTATE_ASI_MASK << TSTATE_ASI_SHIFT);
302 rp->r_tstate |= xregs->pr_un.pr_v8p.pr_tstate &
H A Dv9dep.c340 rp->r_tstate &= ~(((uint64_t)TSTATE_CCR_MASK << TSTATE_CCR_SHIFT) |
342 rp->r_tstate |= tbits;
404 grp[REG_CCR] = (rp->r_tstate >> TSTATE_CCR_SHIFT) & TSTATE_CCR_MASK;
423 grp[REG_ASI] = (rp->r_tstate >> TSTATE_ASI_SHIFT) & TSTATE_ASI_MASK;
441 grp[REG_PSR] = mkpsr(rp->r_tstate, fprs);
810 rp->r_tstate = TSTATE_USER32 | weakest_mem_model;
812 rp->r_tstate = TSTATE_USER64 | weakest_mem_model;
814 rp->r_tstate &= ~TSTATE_PEF;
1165 rp->r_tstate &= ~((uint64_t)TSTATE_ASI_MASK << TSTATE_ASI_SHIFT);
1166 rp->r_tstate |
[all...]
/illumos-gate/usr/src/uts/sparc/v9/fpu/
H A Dfpu.c224 if (USERMODE(rp->r_tstate)) {
438 if (USERMODE(rp->r_tstate)) {
513 if (USERMODE(rp->r_tstate)) {
H A Duword.c210 } else if (USERMODE(pregs->r_tstate)) { /* locals and ins */
270 } else if (USERMODE(pregs->r_tstate)) { /* locals and ins */
H A Dv9instr.c67 asi = (uint32_t)((pregs->r_tstate >> TSTATE_ASI_SHIFT) &
284 tstate = pregs->r_tstate;
/illumos-gate/usr/src/uts/sun4v/cpu/
H A Dgeneric.c235 if (!USERMODE(rp->r_tstate))
244 asi = (uint32_t)((rp->r_tstate >> TSTATE_ASI_SHIFT) &
H A Dniagara.c276 if (!USERMODE(rp->r_tstate))
285 asi = (uint32_t)((rp->r_tstate >> TSTATE_ASI_SHIFT) &
/illumos-gate/usr/src/uts/sun4v/os/
H A Dmach_trap.c140 rp->r_tstate, sfmmu_getctx_sec());
141 if (USERMODE(rp->r_tstate)) {
/illumos-gate/usr/src/uts/sun4u/os/
H A Dmach_trap.c155 rp->r_tstate, sfmmu_getctx_sec());
156 if (USERMODE(rp->r_tstate)) {
/illumos-gate/usr/src/uts/sparc/fs/proc/
H A Dprmachdep.c209 lwptoregs(lwp)->r_tstate = TSTATE_USER64|TSTATE_MM_TSO;
211 lwptoregs(lwp)->r_tstate = TSTATE_USER32|TSTATE_MM_TSO;
213 lwptoregs(lwp)->r_tstate &= ~TSTATE_PEF;
293 dest[R_CCR] = ((r->r_tstate >> TSTATE_CCR_SHIFT) & CCR_XCC) |
300 dest[R_ASI] = (r->r_tstate >> TSTATE_ASI_SHIFT) & TSTATE_ASI_MASK;
380 if (r->r_tstate & TSTATE_IC)
/illumos-gate/usr/src/uts/sun4/os/
H A Dtrap.c178 if (USERMODE(rp->r_tstate) || (type & T_USER)) {
1377 if (USERMODE(rp->r_tstate)) {
1622 if (USERMODE(rp->r_tstate))
1636 asi = (uint_t)((rp->r_tstate >> TSTATE_ASI_SHIFT) &
1642 as = USERMODE(rp->r_tstate) ? ttoproc(curthread)->p_as : &kas;
1907 if (USERMODE(rp->r_tstate))
H A Dvisinstr.c95 ASSERT(USERMODE(pregs->r_tstate));
397 if ((pregs->r_tstate & TSTATE_AM) != 0) {
534 pregs->r_tstate &= ~((uint64_t)TSTATE_CCR_MASK
537 pregs->r_tstate |= ((uint64_t)ccr << TSTATE_CCR_SHIFT);
1382 ASSERT(USERMODE(pregs->r_tstate));
H A Dstartup.c710 (void *)&sync_reg_buf.r_tstate, (void *)&sync_reg_buf.r_g1,
/illumos-gate/usr/src/uts/sparc/dtrace/
H A Ddtrace_isa.c762 return ((rp->r_tstate >> TSTATE_CCR_SHIFT) &
771 return ((rp->r_tstate >> TSTATE_ASI_SHIFT) &
H A Dfasttrap_isa.c675 uint_t ccr = rp->r_tstate >> TSTATE_CCR_SHIFT;
/illumos-gate/usr/src/uts/sparc/v9/sys/
H A Dprivregs.h48 long long r_tstate; member in struct:regs
72 #define r_ps r_tstate
/illumos-gate/usr/src/uts/sparc/os/
H A Dsyscall.c609 rp->r_tstate &= ~TSTATE_IC;
632 rp->r_tstate |= TSTATE_IC;
/illumos-gate/usr/src/cmd/mdb/sparc/kmdb/
H A Dkaif.c904 regs.r_tstate = kaif_cb_save.krs_tstate;
/illumos-gate/usr/src/uts/sparc/v9/ml/
H A Dsparcv9_subr.s1642 ! The v9 struct regs has a 64-bit r_tstate field, which we use here
1730 ! The v9 struct regs has a 64-bit r_tstate field, which we use here
/illumos-gate/usr/src/uts/sun4u/cpu/
H A Dopl_olympus.c1945 aflt->flt_priv = (uchar_t)(tl == 1 ? 1 : ((rp->r_tstate &
2125 aflt->flt_priv = (uchar_t)(tl == 1 ? 1 : ((rp->r_tstate & TSTATE_PRIV) ?
H A Dus3_cheetahplus.c1024 aflt->flt_priv = (rp->r_tstate & TSTATE_PRIV) ? 1 : 0;
H A Dus3_common.c1330 (rp->r_tstate & TSTATE_PRIV) ? 1 : 0, 0, ceen, nceen, clop);
1681 aflt->flt_priv = (rp->r_tstate & TSTATE_PRIV) ? 1 : 0;
1821 aflt->flt_priv = (rp->r_tstate & TSTATE_PRIV) ? 1 : 0;
2114 aflt->flt_priv = (tl || (rp->r_tstate & TSTATE_PRIV)) ? 1 : 0;
/illumos-gate/usr/src/uts/sun4v/ml/
H A Dmach_locore.s60 ! REGOFF must add up to allow double word access to r_tstate.
/illumos-gate/usr/src/uts/sun4u/ml/
H A Dmach_locore.s60 ! REGOFF must add up to allow double word access to r_tstate.

Completed in 203 milliseconds

12