Searched refs:MDIO_REG_BANK_AER_BLOCK (Results 1 - 3 of 3) sorted by relevance

/illumos-gate/usr/src/uts/common/io/bnxe/577xx/hsi/hw/include/
H A Dphy_reg.h230 #define MDIO_REG_BANK_AER_BLOCK 0xFFD0 // Address Expansion Register macro
H A Dclc_reg.h257 #define MDIO_REG_BANK_AER_BLOCK 0xFFD0 macro
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c3596 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
4020 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
4075 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
4136 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
4206 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
4371 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
4409 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
4915 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
4966 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
5174 CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
[all...]

Completed in 328 milliseconds