Searched defs:instruction_address (Results 1 - 6 of 6) sorted by relevance
/openjdk7/hotspot/src/share/vm/code/ |
H A D | compiledIC.hpp | 154 address instruction_address() const { return _ic_call->instruction_address(); } function in class:CompiledIC
|
H A D | icBuffer.cpp | 67 assert(CodeCache::find_nmethod(ic->instruction_address()) != NULL, "inline cache in non-nmethod?"); 89 _ic_site = ic->instruction_address(); 167 bool InlineCacheBuffer::contains(address instruction_address) { argument 168 return buffer()->contains(instruction_address); 186 if (TraceICBuffer) { tty->print_cr(" create transition stub for " INTPTR_FORMAT, ic->instruction_address()); }
|
/openjdk7/hotspot/src/cpu/x86/vm/ |
H A D | nativeInst_x86.cpp | 47 tty->print_cr("Addr: " INTPTR_FORMAT " Code: 0x%x", instruction_address(), 64 instruction_address(), destination()); 158 } else if ((uintptr_t)instruction_address() / cache_line_size == 159 ((uintptr_t)instruction_address()+1) / cache_line_size) { 166 int call_opcode = instruction_address()[0]; 175 *(short*)instruction_address() = *(short*)patch_jump; 190 instruction_address()[i] = patch_disp[i]; 199 *(short*)instruction_address() = *(short*)patch_disp; 222 u_char test_byte = *(u_char*)instruction_address(); 231 instruction_address(), dat 291 address NativeMovRegMem::instruction_address() const { function in class:NativeMovRegMem [all...] |
H A D | nativeInst_x86.hpp | 125 address instruction_address() const { return addr_at(instruction_offset); } function in class:NativeCall 204 address instruction_address() const { return addr_at(instruction_offset); } function in class:NativeMovConstReg 302 address instruction_address() const; 390 address instruction_address() const { return addr_at(instruction_offset); } function in class:NativeJump 452 address instruction_address() const { return addr_at(0); } function in class:NativeGeneralJump
|
/openjdk7/hotspot/src/cpu/zero/vm/ |
H A D | nativeInst_zero.hpp | 71 address instruction_address() const { function in class:NativeCall
|
/openjdk7/hotspot/src/cpu/sparc/vm/ |
H A D | nativeInst_sparc.hpp | 168 address instruction_address() const { return addr_at(0); } function in class:VALUE_OBJ_CLASS_SPEC 357 address instruction_address() const { return addr_at(0); } function in class:NativeCall 361 address destination() const { return inv_wdisp(long_at(0), call_displacement_width) + instruction_address(); } 363 void set_destination(address dest) { set_long_at(0, set_wdisp(long_at(0), dest - instruction_address(), call_displacement_width)); } 459 address instruction_address() const { return addr_at(0); } function in class:NativeFarCall 530 address instruction_address() const { return addr_at(0); } function in class:NativeMovConstReg 589 address instruction_address() const { return addr_at(0); } function in class:NativeMovConstRegPatching 672 address instruction_address() const { return addr_at(0); } function in class:NativeMovRegMem 765 address instruction_address() const { return addr_at(0); } function in class:NativeMovRegMemPatching 830 address instruction_address() cons function in class:NativeJump 886 address instruction_address() const { return addr_at(0); } function in class:NativeGeneralJump [all...] |
Completed in 734 milliseconds