Searched refs:control_2 (Results 1 - 5 of 5) sorted by relevance

/illumos-gate/usr/src/uts/common/io/xge/hal/xgehal/
H A Dxgehal-ring-fp.c162 rxdp->control_1 = rxdp->control_2 = 0;
189 * that control_1 and control_2 are formatted the same way.. */
196 ext_info->vlan = XGE_HAL_RXD_GET_VLAN_TAG(rxdp->control_2);
207 ext_info->rth_value = XGE_HAL_RXD_1_GET_RTH_VALUE(rxdp->control_2);
228 * that control_1 and control_2 are formatted the same way.. */
235 ext_info->vlan = XGE_HAL_RXD_GET_VLAN_TAG(rxdp->control_2);
270 rxdp->control_2 &= (~XGE_HAL_RXD_1_MASK_BUFFER0_SIZE);
271 rxdp->control_2 |= XGE_HAL_RXD_1_SET_BUFFER0_SIZE(size);
273 xge_debug_ring(XGE_TRACE, "xge_hal_ring_dtr_1b_set: rxdp %p control_2 %p buffer0_ptr %p",
275 rxdp->control_2,
[all...]
H A Dxgehal-fifo-fp.c118 txdp->control_1, txdp->control_2, txdp->buffer_pointer,
362 txdp->control_1 = txdp->control_2 = 0;
444 txdp->control_1 = txdp->control_2 = 0;
514 txdp_first->control_2 |= fifo->interrupt_type;
568 txdp_first->control_2 |= fifo->interrupt_type;
847 txdp->control_1 = txdp->control_2 = 0;
897 txdp->control_2 = 0;
980 txdp->control_1 = txdp->control_2 = 0;
1048 txdp->control_1 = txdp->control_2 = 0;
1116 txdp->control_2 |
[all...]
H A Dxgehal-device.c5657 txdp->control_1, txdp->control_2, txdp->buffer_pointer,
5697 rxdp->control_2, rxdp->buffer0_ptr,
/illumos-gate/usr/src/uts/common/io/xge/hal/include/
H A Dxgehal-ring.h50 /* control_1 and control_2 formatting - same for all buffer modes */
55 #define XGE_HAL_RXD_SET_VLAN_TAG(control_2, val) control_2 |= (u16)val
56 #define XGE_HAL_RXD_GET_VLAN_TAG(control_2) ((u16)(control_2 & 0xFFFF))
59 #define XGE_HAL_RXD_NOT_COMPLETED BIT(0) /* control_2 */
126 u64 control_2; member in struct:__anon6602
143 u64 control_2; member in struct:__anon6603
188 u64 control_2; member in struct:__anon6604
H A Dxgehal-fifo.h80 * @control_2: Control_2.
109 u64 control_2; member in struct:xge_hal_fifo_txd_t

Completed in 62 milliseconds