/vbox/include/VBox/vmm/ |
H A D | iem.h | 73 uint8_t cbInstr); 81 bool fRepPrefix, uint8_t cbInstr, uint8_t iEffSeg); 83 bool fRepPrefix, uint8_t cbInstr); 84 VMM_INT_DECL(VBOXSTRICTRC) IEMExecDecodedMovCRxWrite(PVMCPU pVCpu, uint8_t cbInstr, uint8_t iCrReg, uint8_t iGReg); 85 VMM_INT_DECL(VBOXSTRICTRC) IEMExecDecodedMovCRxRead(PVMCPU pVCpu, uint8_t cbInstr, uint8_t iGReg, uint8_t iCrReg); 86 VMM_INT_DECL(VBOXSTRICTRC) IEMExecDecodedClts(PVMCPU pVCpu, uint8_t cbInstr); 87 VMM_INT_DECL(VBOXSTRICTRC) IEMExecDecodedLmsw(PVMCPU pVCpu, uint8_t cbInstr, uint16_t uValue); 88 VMM_INT_DECL(VBOXSTRICTRC) IEMExecDecodedXsetbv(PVMCPU pVCpu, uint8_t cbInstr);
|
H A D | trpm.h | 81 VMMDECL(void) TRPMSetInstrLength(PVMCPU pVCpu, uint8_t cbInstr); 87 VMMDECL(int) TRPMForwardTrap(PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t iGate, uint32_t cbInstr, TRPMERRORCODE enmError, TRPMEVENT enmType, int32_t iOrgTrap);
|
H A D | csam.h | 90 VMMR3_INT_DECL(int) CSAMR3MarkCode(PVM pVM, RTRCPTR pInstr, uint32_t cbInstr, bool fScanned);
|
/vbox/src/VBox/Disassembler/testcase/ |
H A D | tstDisasm-2.cpp | 45 uint32_t cbInstr; /**< The size of the current instruction. */ member in struct:MYDISSTATE 246 State.cbInstr = 0; 282 State.cbInstr = 0; 288 &State.Dis, &State.cbInstr, State.szLine, sizeof(State.szLine)); 302 if (!State.cbInstr) 306 State.cbInstr = 1; 309 for (unsigned off = 0; off < State.cbInstr; off++) 332 for (unsigned off = 0; off < State.cbInstr; off++) 342 State.cbInstr = State.pbNext - State.pbInstr; 345 else if (State.cbInstr) [all...] |
H A D | tstDisasm-1.cpp | 50 RTTESTI_CHECK(cb == Dis.cbInstr); 71 RTTestIFailureDetails("rc=%Rrc, off=%#x (%u) cbInstr=%u enmDisCpuMode=%d\n", 72 rc, off, Dis.cbInstr, enmDisCpuMode); 82 RTTESTI_CHECK(cbOnly == DisOnly.cbInstr);
|
/vbox/src/VBox/VMM/VMMR3/ |
H A D | DBGFDisas.cpp | 154 uint32_t cbInstr; local 160 &cbInstr); 163 pState->GCPtrNext = GCPtr + cbInstr; 186 uint32_t cbInstr; 187 int rc = DISInstr(&pState->Cpu, (void *)pState->GCPtrNext, 0, &cbInstr, NULL); 190 pState->GCPtrNext = GCPtr + cbInstr; 594 PATMR3DbgAnnotatePatchedInstruction(pVM, GCPtr, State.Cpu.cbInstr, szPatchAnnotations, sizeof(szPatchAnnotations)); 624 uint32_t cbInstr = State.Cpu.cbInstr; local 628 cbInstr, pabInst [all...] |
H A D | PATM.cpp | 1479 && pCurInstrGC + pCpu->cbInstr < pPatch->pPrivInstrGC + SIZEOF_NEARJUMP32) /* hardcoded patch jump size; cbPatchJump is still zero */ 1514 pPatch->cbPatchBlockSize += pCpu->cbInstr; 1584 Log(("End of block at %RRv size %d\n", pCurInstrGC, pCpu->cbInstr)); 1661 pPatch->cbPatchBlockSize += pCpu->cbInstr; 1756 pPatch->pInstrGCHighest = pCurInstrGC + pCpu->cbInstr; 1866 pNextInstrGC = pCurInstrGC + pCpu->cbInstr; 1874 unsigned cbInstr; local 1880 pNextInstrGC = pCurInstrGC + pCpu->cbInstr; 1890 disret = patmR3DisInstr(pVM, pPatch, pNextInstrGC, pNextInstrHC, PATMREAD_ORGCODE, &cpu, &cbInstr); 1897 pReturnInstrGC = pNextInstrGC + cbInstr; 2261 uint32_t cbInstr, delta; local 2430 uint32_t cbInstr; local 2715 uint32_t cbInstr, i = 0; local 3050 uint32_t cbInstr; local 3659 uint32_t cbInstr; local 3825 uint32_t cbInstr; local 4117 uint32_t cbInstr; local 4620 uint32_t cbInstr; local 5380 uint32_t cbInstr; local 5529 uint32_t cbInstr; local 6574 uint32_t cbInstr; local 6613 uint32_t cbInstr; local [all...] |
H A D | CSAM.cpp | 887 uint32_t cbCurInstr = pCpu->cbInstr; 1094 uint32_t cbInstr; local 1130 &cpu, &cbInstr, szOutput, sizeof(szOutput)); 1134 &cpu, &cbInstr, NULL, 0); 1143 STAM_COUNTER_ADD(&pVM->csam.s.StatNrBytesRead, cbInstr); 1148 if (PAGE_ADDRESS(pCurInstrGC) != PAGE_ADDRESS(pCurInstrGC + cbInstr - 1)) 1150 if (!PGMGstIsPagePresent(pVM, pCurInstrGC + cbInstr - 1)) 1157 csamR3CheckPageRecord(pVM, pCurInstrGC + cbInstr - 1); 1245 csamMarkCode(pVM, pPage, pCurInstrGC, cbInstr, true); 1246 pCurInstrGC += cbInstr; 1278 uint32_t cbInstr; local 2266 csamMarkCode(PVM pVM, PCSAMPAGE pPage, RTRCPTR pInstr, uint32_t cbInstr, bool fScanned) argument 2305 CSAMR3MarkCode(PVM pVM, RTRCPTR pInstr, uint32_t cbInstr, bool fScanned) argument [all...] |
H A D | PATMPatch.cpp | 473 uint32_t const cbInstrShutUpGcc = pCpu->cbInstr; 756 rc = patmPatchReadBytes(pVM, &pPB[offset], (RTRCPTR)((RTGCUINTPTR32)pCurInstrGC + i), pCpu->cbInstr - i); 758 offset += (pCpu->cbInstr - i); 769 Log(("PatchGenCall from %RRv (next=%RRv) to %RRv\n", pCurInstrGC, pCurInstrGC + pCpu->cbInstr, pTargetGC)); 794 callInfo.pReturnGC = pCurInstrGC + pCpu->cbInstr; 854 rc = patmPatchReadBytes(pVM, &pPB[offset], (RTRCPTR)((RTGCUINTPTR32)pCurInstrGC + i), pCpu->cbInstr - i); 856 offset += (pCpu->cbInstr - i); 871 callInfo.pReturnGC = pCurInstrGC + pCpu->cbInstr; 1421 rc = patmPatchReadBytes(pVM, &pPB[offset], (RTRCPTR)((RTGCUINTPTR32)pCurInstrGC + i), pCpu->cbInstr - i); 1423 offset += (pCpu->cbInstr [all...] |
H A D | VMMGuruMeditation.cpp | 303 uint8_t cbInstr = UINT8_MAX; local 304 int rc2 = TRPMQueryTrapAll(pVCpu, &u8TrapNo, &enmType, &uErrorCode, &uCR2, &cbInstr); 309 "!! TRAP=%02x ERRCD=%RGv CR2=%RGv EIP=%RX32 Type=%d cbInstr=%02x\n", 310 u8TrapNo, uErrorCode, uCR2, uEIP, enmType, cbInstr); 318 "!! ACTIVE TRAP=%02x ERRCD=%RGv CR2=%RGv PC=%RGr Type=%d cbInstr=%02x (Guest!)\n", 319 u8TrapNo, uErrorCode, uCR2, CPUMGetGuestRIP(pVCpu), enmType, cbInstr);
|
H A D | PATMR3Dbg.cpp | 335 * @param cbInstr The instruction length. 342 VMMR3_INT_DECL(void) PATMR3DbgAnnotatePatchedInstruction(PVM pVM, RTRCPTR RCPtr, uint8_t cbInstr, char *pszBuf, size_t cbBuf) argument 372 || (RTRCPTR)(RCPtr + cbInstr) < pPatchRec->patch.pPrivInstrGC )
|
/vbox/src/VBox/Runtime/testcase/ |
H A D | tstLdr-2.cpp | 48 uint32_t cbInstr; local 49 if (RT_FAILURE(DISInstrToStr(pbCodeBlock + i, DISCPUMODE_32BIT, &Cpu, &cbInstr, szOutput, sizeof(szOutput)))) 55 i += cbInstr;
|
H A D | tstLdrDisasmTest.cpp | 120 #define DISAS_AND_CHECK(cbInstr, enmOp) \ 127 if (cb != (cbInstr)) \
|
H A D | tstLdr-3.cpp | 168 unsigned cbInstr; local 171 &Cpu, &cbInstr); 186 i += cbInstr;
|
/vbox/src/VBox/Disassembler/ |
H A D | DisasmFormatBytes.cpp | 41 uint32_t cb = pDis->cbInstr;
|
/vbox/src/VBox/VMM/VMMAll/ |
H A D | IEMAllCImplStrInstr.cpp.h | 78 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 216 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 234 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 372 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 390 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 494 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 512 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 615 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 635 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 778 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); [all...] |
H A D | TRPMAll.cpp | 150 return pVCpu->trpm.s.cbInstr; 210 pVCpu->trpm.s.cbInstr = UINT8_MAX; 243 pVCpu->trpm.s.cbInstr = UINT8_MAX; 307 * @param cbInstr The instruction length. 309 VMMDECL(void) TRPMSetInstrLength(PVMCPU pVCpu, uint8_t cbInstr) argument 311 Log2(("TRPMSetInstrLength: cbInstr=%u\n", cbInstr)); 318 pVCpu->trpm.s.cbInstr = cbInstr; 384 *pcbInstr = pVCpu->trpm.s.cbInstr; 442 TRPMForwardTrap(PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t iGate, uint32_t cbInstr, TRPMERRORCODE enmError, TRPMEVENT enmType, int32_t iOrgTrap) argument [all...] |
H A D | IEMAllCImpl.cpp.h | 273 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 294 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 354 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 375 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 425 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 447 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 497 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 519 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 576 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); 714 iemRegAddToRipAndClearRF(pIemCpu, cbInstr); [all...] |
H A D | IEMAll.cpp | 2167 * @param cbInstr The number of bytes to offset rIP by in the return 2177 uint8_t cbInstr, 2212 pu16Frame[0] = (fFlags & IEM_XCPT_FLAGS_T_SOFT_INT) ? pCtx->ip + cbInstr : pCtx->ip; 3158 * @param cbInstr The number of bytes to offset rIP by in the return 3168 uint8_t cbInstr, 3441 uStackFrame.pu32[0] = (fFlags & IEM_XCPT_FLAGS_T_SOFT_INT) ? pCtx->eip + cbInstr : pCtx->eip; 3459 uStackFrame.pu16[0] = (fFlags & IEM_XCPT_FLAGS_T_SOFT_INT) ? pCtx->ip + cbInstr : pCtx->ip; 3534 uStackFrame.pu32[0] = fFlags & IEM_XCPT_FLAGS_T_SOFT_INT ? pCtx->eip + cbInstr : pCtx->eip; 3542 uStackFrame.pu16[0] = fFlags & IEM_XCPT_FLAGS_T_SOFT_INT ? pCtx->eip + cbInstr : pCtx->eip; 3593 * @param cbInstr Th 2175 iemRaiseXcptOrIntInRealMode(PIEMCPU pIemCpu, PCPUMCTX pCtx, uint8_t cbInstr, uint8_t u8Vector, uint32_t fFlags, uint16_t uErr, uint64_t uCr2) argument 3166 iemRaiseXcptOrIntInProtMode(PIEMCPU pIemCpu, PCPUMCTX pCtx, uint8_t cbInstr, uint8_t u8Vector, uint32_t fFlags, uint16_t uErr, uint64_t uCr2) argument 3601 iemRaiseXcptOrIntInLongMode(PIEMCPU pIemCpu, PCPUMCTX pCtx, uint8_t cbInstr, uint8_t u8Vector, uint32_t fFlags, uint16_t uErr, uint64_t uCr2) argument 3846 iemRaiseXcptOrInt(PIEMCPU pIemCpu, uint8_t cbInstr, uint8_t u8Vector, uint32_t fFlags, uint16_t uErr, uint64_t uCr2) argument 3874 pIemCpu->cXcptRecursions, u8Vector, cbInstr, fFlags, uErr, uCr2, local 4810 iemRegAddToRipKeepRF(PIEMCPU pIemCpu, uint8_t cbInstr) argument 4854 iemRegAddToRipAndClearRF(PIEMCPU pIemCpu, uint8_t cbInstr) argument 10477 uint32_t cbInstr = 0; local 10891 IEMInjectTrap(PVMCPU pVCpu, uint8_t u8TrapNo, TRPMEVENT enmType, uint16_t uErrCode, RTGCPTR uCr2, uint8_t cbInstr) argument 11047 IEMExecStringIoWrite(PVMCPU pVCpu, uint8_t cbValue, IEMMODE enmAddrMode, bool fRepPrefix, uint8_t cbInstr, uint8_t iEffSeg) argument [all...] |
H A D | GIMAllKvm.cpp | 387 Assert(sizeof(abHypercall) == pDis->cbInstr); 406 pCtx->rip += pDis->cbInstr;
|
/vbox/src/VBox/VMM/include/ |
H A D | IEMInternal.h | 1296 IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr)) 1304 IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr)) 1314 # define IEM_CIMPL_CALL_0(a_fn) a_fn(pIemCpu, cbInstr) 1325 IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0)) 1335 IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0)) 1346 # define IEM_CIMPL_CALL_1(a_fn, a0) a_fn(pIemCpu, cbInstr, (a0)) 1359 IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1)) 1371 IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1)) 1383 # define IEM_CIMPL_CALL_2(a_fn, a0, a1) a_fn(pIemCpu, cbInstr, (a0), (a1)) 1398 IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type [all...] |
H A D | CSAMInternal.h | 273 return (RTRCPTR)((uint8_t *)pBranchInstrGC + pCpu->cbInstr + disp); 275 return pBranchInstrGC + pCpu->cbInstr + disp;
|
H A D | TRPMInternal.h | 232 uint8_t cbInstr; member in struct:TRPMCPU
|
/vbox/src/VBox/VMM/testcase/ |
H A D | tstX86-1.cpp | 49 uint8_t cbInstr; member in struct:TRAPINFO 89 if (g_aTrapInfo[i].uTrapPC + g_aTrapInfo[i].cbInstr == uReturn)
|
/vbox/src/VBox/VMM/VMMRC/ |
H A D | TRPMRC.cpp | 189 pRegFrame->eip += Dis.cbInstr;
|