Searched refs:sarl (Results 1 - 9 of 9) sorted by relevance
| /openjdk7/hotspot/src/os_cpu/bsd_x86/vm/ |
| H A D | bsd_x86_32.s | 319 sarl %ecx # dword count
350 1: sarl %ecx # dword count
394 sarl %ecx # dword count
425 sarl %ecx # dword count
575 sarl %ecx
628 sarl %ecx
|
| /openjdk7/hotspot/src/os_cpu/linux_x86/vm/ |
| H A D | linux_x86_32.s | 298 sarl %ecx # dword count
329 1: sarl %ecx # dword count
373 sarl %ecx # dword count
404 sarl %ecx # dword count
554 sarl %ecx
607 sarl %ecx
|
| /openjdk7/hotspot/src/os_cpu/solaris_x86/vm/ |
| H A D | solaris_x86_32.s | 328 sarl %ecx / dword count
359 1: sarl %ecx / dword count
402 sarl %ecx / dword count
433 sarl %ecx / dword count
579 sarl %ecx
632 sarl %ecx
|
| /openjdk7/hotspot/src/cpu/x86/vm/ |
| H A D | templateTable_x86_32.cpp | 347 __ sarl(rax, 16);
1198 case shr : __ mov(rcx, rax); __ pop_i(rax); __ sarl (rax); break; // implicit masking of lower 5 bits by Intel shift instr.
1413 __ sarl(rdx, 16);
1487 __ sarl(rax, 24); // and sign-extend byte
1496 __ sarl(rax, 16); // and sign-extend short
1586 if (!is_wide) __ sarl(rdx, 16);
1973 __ sarl(h, 1); // h = (i + j) >> 1;
|
| H A D | templateTable_x86_64.cpp | 361 __ sarl(rax, 16);
1212 case shr : __ movl(rcx, rax); __ pop_i(rax); __ sarl (rax); break;
1423 __ sarl(rdx, 16);
1615 __ sarl(rdx, 16);
2015 __ sarl(h, 1); // h = (i + j) >> 1;
|
| H A D | c1_LIRAssembler_x86.cpp | 1297 __ sarl(dest_reg, 24);
1320 __ sarl(dest_reg, 16);
1469 __ sarl(dest->as_register_hi(), 31);
2606 __ sarl(lreg, log2_intptr(divisor));
2964 case lir_shr: __ sarl(value); break;
3003 case lir_shr: __ sarl(value, count); break;
|
| H A D | assembler_x86.hpp | 1496 void sarl(Register dst, int imm8);
1497 void sarl(Register dst);
2458 void sarptr(Register dst) { LP64_ONLY(sarq(dst)) NOT_LP64(sarl(dst)); }
2459 void sarptr(Register dst, int32_t src) { LP64_ONLY(sarq(dst, src)) NOT_LP64(sarl(dst, src)); }
|
| H A D | assembler_x86.cpp | 2625 void Assembler::sarl(Register dst, int imm8) { function in class:Assembler
2638 void Assembler::sarl(Register dst) { function in class:Assembler
5754 sarl(hi, 31);
5904 if (sign_extension) sarl(hi, 31);
5909 if (sign_extension) sarl(hi);
7414 sarl(reg, shift_value);
7950 sarl(dst, 24);
7970 sarl(dst, 16);
8368 sarl(reg, 24);
8377 sarl(re
[all...] |
| H A D | c1_Runtime1_x86.cpp | 1139 __ sarl(t0, Klass::_lh_array_tag_shift);
|
Completed in 89 milliseconds