Searched refs:DRM_COMMAND_BASE (Results 1 - 4 of 4) sorted by relevance

/illumos-gate/usr/src/uts/intel/io/drm/
H A Di915_drm.h196 #define DRM_IOCTL_I915_INIT DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT, drm_i915_init_t)
197 #define DRM_IOCTL_I915_FLUSH DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLUSH)
198 #define DRM_IOCTL_I915_FLIP DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLIP)
199 #define DRM_IOCTL_I915_BATCHBUFFER DRM_IOW( DRM_COMMAND_BASE + DRM_I915_BATCHBUFFER, drm_i915_batchbuffer_t)
200 #define DRM_IOCTL_I915_IRQ_EMIT DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_IRQ_EMIT, drm_i915_irq_emit_t)
201 #define DRM_IOCTL_I915_IRQ_WAIT DRM_IOW( DRM_COMMAND_BASE + DRM_I915_IRQ_WAIT, drm_i915_irq_wait_t)
202 #define DRM_IOCTL_I915_GETPARAM DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GETPARAM, drm_i915_getparam_t)
203 #define DRM_IOCTL_I915_SETPARAM DRM_IOW( DRM_COMMAND_BASE + DRM_I915_SETPARAM, drm_i915_setparam_t)
204 #define DRM_IOCTL_I915_ALLOC DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_ALLOC, drm_i915_mem_alloc_t)
205 #define DRM_IOCTL_I915_FREE DRM_IOW( DRM_COMMAND_BASE
[all...]
H A Dradeon_drm.h501 DRM_IOW(DRM_COMMAND_BASE + DRM_RADEON_CP_INIT, drm_radeon_init_t)
503 DRM_IO(DRM_COMMAND_BASE + DRM_RADEON_CP_START)
505 DRM_IOW(DRM_COMMAND_BASE + DRM_RADEON_CP_STOP, drm_radeon_cp_stop_t)
507 DRM_IO(DRM_COMMAND_BASE + DRM_RADEON_CP_RESET)
509 DRM_IO(DRM_COMMAND_BASE + DRM_RADEON_CP_IDLE)
511 DRM_IO(DRM_COMMAND_BASE + DRM_RADEON_RESET)
513 DRM_IOW(DRM_COMMAND_BASE + DRM_RADEON_FULLSCREEN, \
516 DRM_IO(DRM_COMMAND_BASE + DRM_RADEON_SWAP)
518 DRM_IOW(DRM_COMMAND_BASE + DRM_RADEON_CLEAR, drm_radeon_clear_t)
520 DRM_IOW(DRM_COMMAND_BASE
[all...]
/illumos-gate/usr/src/uts/common/io/drm/
H A Ddrm_sunmod.c473 if (ioctl->func == NULL && nr >= DRM_COMMAND_BASE) {
474 /* The array entries begin at DRM_COMMAND_BASE ioctl nr */
475 nr -= DRM_COMMAND_BASE;
H A Ddrm.h862 #define DRM_COMMAND_BASE 0x40 macro

Completed in 139 milliseconds