/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License, Version 1.0 only
* (the "License"). You may not use this file except in compliance
* with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2003 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
#pragma ident "%Z%%M% %I% %E% SMI"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/sysmacros.h>
#include <sys/sunddi.h>
#include <sys/esunddi.h>
#include <sys/sunndi.h>
#include <sys/platform_module.h>
#include <sys/errno.h>
#define SHARED_SMBUS_PATH "/pci@1f,0/pci@1,1/pmu@3/i2c@0,0/i2c-nvram@0,8e"
static dev_info_t *shared_smbus_dip;
static kmutex_t snowbird_smbus_mutex;
void
startup_platform(void)
{
mutex_init(&snowbird_smbus_mutex, NULL, NULL, NULL);
}
int
set_platform_tsb_spares()
{
return (0);
}
void
set_platform_defaults(void)
{
extern char *tod_module_name;
tod_module_name = "todds1307";
}
/*
* Definitions for accessing the pci config space of the isa node
* of Southbridge.
*/
#define PLATFORM_ISA_PATHNAME "/pci@1f,0/isa@7"
#define PLATFORM_ISA_PATHNAME_WITH_SIMBA "/pci@1f,0/pci@1,1/isa@7"
ddi_acc_handle_t platform_isa_handle; /* handle for isa pci space */
void
load_platform_drivers(void)
{
dev_info_t *dip; /* dip of the isa driver */
if (ddi_install_driver("power") != DDI_SUCCESS)
cmn_err(CE_WARN, "Failed to install \"power\" driver.");
/*
* It is OK to return error because 'us' driver is not available
* in all clusters (e.g. missing in Core cluster).
*/
(void) ddi_install_driver("us");
/*
* Install Isa driver. This is required for the southbridge IDE
* workaround - to reset the IDE channel during IDE bus reset.
* Panic the system in case ISA driver could not be loaded or
* any problem in accessing its pci config space. Since the register
* to reset the channel for IDE is in ISA config space!.
*/
dip = e_ddi_hold_devi_by_path(PLATFORM_ISA_PATHNAME_WITH_SIMBA, 0);
if (dip == NULL)
dip = e_ddi_hold_devi_by_path(PLATFORM_ISA_PATHNAME, 0);
if (dip == NULL) {
cmn_err(CE_PANIC, "Could not install the isa driver\n");
return;
}
if (pci_config_setup(dip, &platform_isa_handle) != DDI_SUCCESS) {
cmn_err(CE_PANIC, "Could not get the config space of isa\n");
return;
}
/*
* Figure out which smbus_dip is shared with OBP for the nvram
* device, so the lock can be acquired.
*
* This should really be done elsewhere, like startup_platform, but
* that runs before the devinfo tree is setup with configure().
* So it is here until there is a better place.
*/
dip = e_ddi_hold_devi_by_path(SHARED_SMBUS_PATH, 0);
if (dip != NULL) {
ASSERT(dip != NULL);
shared_smbus_dip = ddi_get_parent(dip);
ndi_hold_devi(shared_smbus_dip);
ndi_rele_devi(dip);
} else {
shared_smbus_dip = NULL;
}
/*
* Install the TOD driver
*/
if (ddi_install_driver("todds1307") != DDI_SUCCESS)
cmn_err(CE_WARN, "Failed to install \"todds1307\" driver.");
}
/*
* This routine provides a workaround for a bug in the SB chip which
* can cause data corruption. Will be invoked from the IDE HBA driver for
* Acer SouthBridge at the time of IDE bus reset.
*/
/*ARGSUSED*/
int
plat_ide_chipreset(dev_info_t *dip, int chno)
{
uint8_t val;
int ret = DDI_SUCCESS;
val = pci_config_get8(platform_isa_handle, 0x58);
/*
* The dip passed as the argument is not used for snowbird.
* This will be needed for platforms which have multiple on-board SB,
* The dip passed will be used to match the corresponding ISA node.
*/
switch (chno) {
case 0:
/*
* First disable the primary channel then re-enable it.
* As per ALI no wait should be required in between have
* given 1ms delay in between to be on safer side.
* bit 2 of register 0x58 when 0 disable the channel 0.
* bit 2 of register 0x58 when 1 enables the channel 0.
*/
pci_config_put8(platform_isa_handle, 0x58, val & 0xFB);
drv_usecwait(1000);
pci_config_put8(platform_isa_handle, 0x58, val);
break;
case 1:
/*
* bit 3 of register 0x58 when 0 disable the channel 1.
* bit 3 of register 0x58 when 1 enables the channel 1.
*/
pci_config_put8(platform_isa_handle, 0x58, val & 0xF7);
drv_usecwait(1000);
pci_config_put8(platform_isa_handle, 0x58, val);
break;
default:
/*
* Unknown channel number passed. Return failure.
*/
ret = DDI_FAILURE;
}
return (ret);
}
/*ARGSUSED*/
int
plat_cpu_poweron(struct cpu *cp)
{
return (ENOTSUP); /* not supported on this platform */
}
/*ARGSUSED*/
int
plat_cpu_poweroff(struct cpu *cp)
{
return (ENOTSUP); /* not supported on this platform */
}
/*ARGSUSED*/
void
plat_freelist_process(int mnode)
{
}
char *platform_module_list[] = {
(char *)0
};
/*ARGSUSED*/
void
plat_tod_fault(enum tod_fault_type tod_bad)
{
}
/*
* Unfortunately, snowbird's smbus controller is used by both OBP
* and the OS's i2c drivers. The 'eeprom' command executes
* OBP code to handle property requests. If eeprom didn't do this, or if the
* controllers were partitioned so that all devices on a given controller were
* driven by either OBP or the OS, this wouldn't be necessary.
*
* Note that getprop doesn't have the same issue as it reads from cached
* memory in OBP.
*/
/*
* Common locking enter code
*/
void
plat_setprop_enter(void)
{
mutex_enter(&snowbird_smbus_mutex);
}
/*
* Common locking exit code
*/
void
plat_setprop_exit(void)
{
mutex_exit(&snowbird_smbus_mutex);
}
/*
* Called by smbus driver
*/
void
plat_shared_i2c_enter(dev_info_t *dip)
{
if (dip == shared_smbus_dip) {
plat_setprop_enter();
}
}
/*
* Called by smbus driver
*/
void
plat_shared_i2c_exit(dev_info_t *dip)
{
if (dip == shared_smbus_dip) {
plat_setprop_exit();
}
}