Searched refs:DRQ (Results 1 - 2 of 2) sorted by relevance

/vbox/src/VBox/Devices/EFI/Firmware/OptionRomPkg/AtapiPassThruDxe/
H A DAtapiPassThru.c2206 // Before write to all the following registers, BSY DRQ must be 0.
2263 // Before data transfer, BSY should be 0 and DRQ should be 1.
2365 // before each data transfer stream, the host should poll DRQ bit ready,
2410 // After data transfer is completed, normally, DRQ bit should clear.
2576 Check whether DRQ is clear in the Status Register. (BSY must also be cleared)
2578 DRQ clear. Otherwise, it will return EFI_TIMEOUT when specified time is
2610 // wait for BSY == 0 and DRQ == 0
2612 if ((StatusRegister & (DRQ | BSY)) == 0) {
2660 Check whether DRQ is clear in the Alternate Status Register.
2662 wait infinitely for DRQ clea
[all...]
H A DAtapiPassThru.h247 #define DRQ BIT3 ///< Data Request macro
1294 Check whether DRQ is clear in the Status Register. (BSY must also be cleared)
1296 DRQ clear. Otherwise, it will return EFI_TIMEOUT when specified time is
1320 Check whether DRQ is clear in the Alternate Status Register.
1322 wait infinitely for DRQ clear. Otherwise, it will return EFI_TIMEOUT when specified time is
1346 Check whether DRQ is ready in the Status Register. (BSY must also be cleared)
1348 DRQ ready. Otherwise, it will return EFI_TIMEOUT when specified time is
1372 Check whether DRQ is ready in the Alternate Status Register.
1375 DRQ ready. Otherwise, it will return EFI_TIMEOUT when specified time is

Completed in 49 milliseconds