Searched refs:divsel (Results 1 - 1 of 1) sorted by relevance

/solaris-x11-s11/open-src/kernel/i915/src/
H A Dintel_display.c2810 u32 divsel, phaseinc, auxdiv, phasedir = 0; local
2829 divsel = 0x41;
2847 divsel = msb_divisor_value - 2;
2852 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
2857 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
2860 divsel,
2867 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);

Completed in 35 milliseconds