Searched refs:ldsw (Results 1 - 5 of 5) sorted by relevance

/openjdk7/hotspot/src/cpu/sparc/vm/
H A Dassembler_sparc.inline.hpp141 inline void Assembler::ldsw( Register s1, Register s2, Register d) { emit_long( op(ldst_op) | rd(d) | op3(ldsw_op3) | rs1(s1) | rs2(s2) ); } function in class:Assembler
142 inline void Assembler::ldsw( Register s1, int simm13a, Register d) { emit_data( op(ldst_op) | rd(d) | op3(ldsw_op3) | rs1(s1) | immed(true) | simm(simm13a, 13)); } function in class:Assembler
157 inline void Assembler::ld( Register s1, Register s2, Register d) { ldsw( s1, s2, d); }
158 inline void Assembler::ld( Register s1, int simm13a, Register d) { ldsw( s1, simm13a, d); }
167 inline void Assembler::ld( Register s1, ByteSize simm13a, Register d) { ldsw( s1, in_bytes(simm13a), d); }
185 inline void Assembler::ldsw(const Address& a, Register d, int offset) { function in class:Assembler
186 if (a.has_index()) { assert(offset == 0, ""); ldsw(a.base(), a.index(), d); }
187 else { ldsw(a.base(), a.disp() + offset, d); }
215 inline void Assembler::ldsw(Register s1, RegisterOrConstant s2, Register d) { ldsw(Addres function in class:Assembler
[all...]
H A DnativeInst_sparc.cpp598 a->ldsw( G5, al1.low10(), G4 ); idx++;
600 a->ldsw( G5, I3, G4 ); idx++;
742 a->ldsw( G5, al.low10(), G4); idx++;
744 a->ldsw( G5, I3, G4 ); idx++;
917 a->ldsw(G0, 0, O7); // "ld" must agree with code in the signal handler
H A Dassembler_sparc.hpp1431 inline void ldsw( Register s1, Register s2, Register d );
1432 inline void ldsw( Register s1, int simm13a, Register d);
1453 inline void ldsw(const Address& a, Register d, int offset = 0);
1466 inline void ldsw( Register s1, RegisterOrConstant s2, Register d );
H A Dinterp_masm_sparc.cpp708 delayed()->ldsw(Rtmp, 0, Rdst);
H A Dassembler_sparc.cpp328 ldsw( G7, L0, L1 );
329 ldsw( L2, -1, L3 );

Completed in 71 milliseconds