Searched refs:TM (Results 1 - 5 of 5) sorted by relevance

/illumos-gate/usr/src/cmd/vntsd/
H A Dchars.h73 #define TM 6 /* timing mark - not supported */ macro
H A Dcmd.c403 IAC, DONT, STATUS, IAC, DONT, FC, IAC, DONT, TM, IAC, DONT, ENV,
/illumos-gate/usr/src/uts/common/io/upf/
H A Dadm8511reg.h48 #define TM 0x81 /* B */ macro
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/ecore/
H A Decore_init.h137 BLOCK_PRTY_INFO(TM, 0, 0, 0x7f, 0x7f, 0x7f),
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_hw_init_reset.c44 // then since this is a wide register(TM) we split it into two 32 bit writes
302 /* Poll on TM per-pf-usage-counter until its 0 */
305 DbgMessage(pdev, FATAL, "%d*%dms waiting for zeroed TM%d(VNIC) per pf usage counter\n",
309 DbgMessage(pdev, FATAL, "%d*%dms waiting for zeroed TM%d(NUM_SCANS) per pf usage counter\n",
1241 * before doing that we must promise that all the ILT clients (CDU/TM/QM/SRC) of the
1243 * - TM: already disabled in "reset function part"
1266 PXP2_SET_FIRST_LAST_ILT(pdev, TM, 0, ILT_NUM_PAGE_ENTRIES - 1);
1270 PXP2_SET_FIRST_LAST_ILT(pdev, TM, 0, 0);
2742 PXP2_SET_FIRST_LAST_ILT(pdev, TM, 0, ILT_NUM_PAGE_ENTRIES - 1);
2809 PXP2_SET_FIRST_LAST_ILT(pdev, TM, first_il
[all...]

Completed in 81 milliseconds