EMHM.cpp revision 5458ac4dd5810481272e76d7bc4a48cdcf67af95
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * EM - Execution Monitor / Manager - hardware virtualization
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * Copyright (C) 2006-2013 Oracle Corporation
8cf870d281dc8c242f083d14dfef05f24aa5fceeJnRouvignac * This file is part of VirtualBox Open Source Edition (OSE), as
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * available from http://www.virtualbox.org. This file is free software;
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * you can redistribute it and/or modify it under the terms of the GNU
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * General Public License (GPL) as published by the Free Software
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * Foundation, in version 2 as it comes in the "COPYING" file of the
8cf870d281dc8c242f083d14dfef05f24aa5fceeJnRouvignac * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
8cf870d281dc8c242f083d14dfef05f24aa5fceeJnRouvignac * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn/*******************************************************************************
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn* Header Files *
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn*******************************************************************************/
d5af1880773b35da2da505be54be517b746e7410ludovicp/*******************************************************************************
d5af1880773b35da2da505be54be517b746e7410ludovicp* Defined Constants And Macros *
d5af1880773b35da2da505be54be517b746e7410ludovicp*******************************************************************************/
d5af1880773b35da2da505be54be517b746e7410ludovicp#if 0 /* Disabled till after 2.1.0 when we've time to test it. */
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn/*******************************************************************************
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn* Internal Functions *
d5af1880773b35da2da505be54be517b746e7410ludovicp*******************************************************************************/
d5af1880773b35da2da505be54be517b746e7410ludovicpDECLINLINE(int) emR3ExecuteInstruction(PVM pVM, PVMCPU pVCpu, const char *pszPrefix, int rcGC = VINF_SUCCESS);
a9bdd643112af44da28ffc614f51413c2ab09669ludostatic int emR3ExecuteIOInstruction(PVM pVM, PVMCPU pVCpu);
a9bdd643112af44da28ffc614f51413c2ab09669ludostatic int emR3HmForcedActions(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx);
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn#if defined(DEBUG) && defined(SOME_UNUSED_FUNCTIONS)
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * Steps hardware accelerated mode.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * @returns VBox status code.
62ecec3a82a8b838ee76c1f6610902d8fd7015cbmatthew_swift * @param pVM Pointer to the VM.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * @param pVCpu Pointer to the VMCPU.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn Assert(pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_HM);
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn Assert(!VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_SELM_SYNC_GDT | VMCPU_FF_SELM_SYNC_LDT | VMCPU_FF_TRPM_SYNC_IDT | VMCPU_FF_SELM_SYNC_TSS));
d5af1880773b35da2da505be54be517b746e7410ludovicp * Check vital forced actions, but ignore pending interrupts and timers.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn if ( VM_FF_IS_PENDING(pVM, VM_FF_HIGH_PRIORITY_PRE_RAW_MASK)
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK))
d5af1880773b35da2da505be54be517b746e7410ludovicp * Set flags for single stepping.
d5af1880773b35da2da505be54be517b746e7410ludovicp CPUMSetGuestEFlags(pVCpu, CPUMGetGuestEFlags(pVCpu) | X86_EFL_TF | X86_EFL_RF);
d5af1880773b35da2da505be54be517b746e7410ludovicp * Single step.
d5af1880773b35da2da505be54be517b746e7410ludovicp * We do not start time or anything, if anything we should just do a few nanoseconds.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_RESUME_GUEST_MASK);
d5af1880773b35da2da505be54be517b746e7410ludovicp * Make sure the trap flag is cleared.
d5af1880773b35da2da505be54be517b746e7410ludovicp * (Too bad if the guest is trying to single step too.)
d5af1880773b35da2da505be54be517b746e7410ludovicp CPUMSetGuestEFlags(pVCpu, CPUMGetGuestEFlags(pVCpu) & ~X86_EFL_TF);
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * Deal with the return codes.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn rc = emR3HighPriorityPostForcedActions(pVM, pVCpu, rc);
d5af1880773b35da2da505be54be517b746e7410ludovicpstatic int emR3SingleStepExecHm(PVM pVM, PVMCPU pVCpu, uint32_t cIterations)
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn CPUMSetGuestEFlags(pVCpu, CPUMGetGuestEFlags(pVCpu) & ~X86_EFL_TF);
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn return rc == VINF_SUCCESS ? VINF_EM_RESCHEDULE_REM : rc;
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn#endif /* DEBUG */
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * Executes one (or perhaps a few more) instruction(s).
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * @returns VBox status code suitable for EM.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * @param pVM Pointer to the VM.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * @param pVCpu Pointer to the VMCPU.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * @param rcRC Return code from RC.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * @param pszPrefix Disassembly prefix. If not NULL we'll disassemble the
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * instruction and prefix the log output with this text.
2c8454e288252bcfa5e77ea3d35bfed05266b869hajmastatic int emR3ExecuteInstructionWorker(PVM pVM, PVMCPU pVCpu, int rcRC, const char *pszPrefix)
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbnstatic int emR3ExecuteInstructionWorker(PVM pVM, PVMCPU pVCpu, int rcRC)
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * The simple solution is to use the recompiler.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * The better solution is to disassemble the current instruction and
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * try handle as many as possible without using REM.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * Disassemble the instruction if requested.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn#endif /* LOG_ENABLED */
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn /* Try our own instruction emulator before falling back to the recompiler. */
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn rc = CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pCtx->rip, &Cpu, "GEN EMU");
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn /* @todo we can do more now */
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn STAM_PROFILE_START(&pVCpu->em.s.StatMiscEmu, a);
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn rc = EMInterpretInstructionCpuUpdtPC(pVM, pVCpu, &Cpu, CPUMCTX2CORE(pCtx), 0);
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn if (pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_HM)
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn#endif /* 0 */
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn Log(("EMINS: %04x:%RGv RSP=%RGv\n", pCtx->cs.Sel, (RTGCPTR)pCtx->rip, (RTGCPTR)pCtx->rsp));
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn /* Flush the recompiler TLB if the VCPU has changed. */
d5af1880773b35da2da505be54be517b746e7410ludovicp rc = VBOXSTRICTRC_TODO(IEMExecOne(pVCpu)); NOREF(pVM);
d5af1880773b35da2da505be54be517b746e7410ludovicp if (pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_HM)
d5af1880773b35da2da505be54be517b746e7410ludovicp * Executes one (or perhaps a few more) instruction(s).
d5af1880773b35da2da505be54be517b746e7410ludovicp * This is just a wrapper for discarding pszPrefix in non-logging builds.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * @returns VBox status code suitable for EM.
d5af1880773b35da2da505be54be517b746e7410ludovicp * @param pVM Pointer to the VM.
d5af1880773b35da2da505be54be517b746e7410ludovicp * @param pVCpu Pointer to the VMCPU.
d5af1880773b35da2da505be54be517b746e7410ludovicp * @param pszPrefix Disassembly prefix. If not NULL we'll disassemble the
d5af1880773b35da2da505be54be517b746e7410ludovicp * instruction and prefix the log output with this text.
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn * @param rcGC GC return code
d5af1880773b35da2da505be54be517b746e7410ludovicpDECLINLINE(int) emR3ExecuteInstruction(PVM pVM, PVMCPU pVCpu, const char *pszPrefix, int rcGC)
d5af1880773b35da2da505be54be517b746e7410ludovicp return emR3ExecuteInstructionWorker(pVM, pVCpu, rcGC, pszPrefix);
9def8137e705ec92bc3a2881a8457795c860fdb1shankar_mbn return emR3ExecuteInstructionWorker(pVM, pVCpu, rcGC);
d5af1880773b35da2da505be54be517b746e7410ludovicp * Executes one (or perhaps a few more) IO instruction(s).
62ecec3a82a8b838ee76c1f6610902d8fd7015cbmatthew_swift * @returns VBox status code suitable for EM.
62ecec3a82a8b838ee76c1f6610902d8fd7015cbmatthew_swift * @param pVM Pointer to the VM.
62ecec3a82a8b838ee76c1f6610902d8fd7015cbmatthew_swift * @param pVCpu Pointer to the VMCPU.
62ecec3a82a8b838ee76c1f6610902d8fd7015cbmatthew_swiftstatic int emR3ExecuteIOInstruction(PVM pVM, PVMCPU pVCpu)
62ecec3a82a8b838ee76c1f6610902d8fd7015cbmatthew_swift STAM_PROFILE_START(&pVCpu->em.s.StatIOEmu, a);
62ecec3a82a8b838ee76c1f6610902d8fd7015cbmatthew_swift /* Try to restart the io instruction that was refused in ring-0. */
62ecec3a82a8b838ee76c1f6610902d8fd7015cbmatthew_swift VBOXSTRICTRC rcStrict = HMR3RestartPendingIOInstr(pVM, pVCpu, pCtx);
e89b8e1cf5e7165e6453cd4fe8e57359f6ee2d01hajma STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatIoRestarted);
074f2520bc04a7a93b4123bc58fb40055c9174d2hajma return VBOXSTRICTRC_TODO(rcStrict); /* rip already updated. */
074f2520bc04a7a93b4123bc58fb40055c9174d2hajma AssertMsgReturn(rcStrict == VERR_NOT_FOUND, ("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)),
074f2520bc04a7a93b4123bc58fb40055c9174d2hajma RT_SUCCESS_NP(rcStrict) ? VERR_IPE_UNEXPECTED_INFO_STATUS : VBOXSTRICTRC_TODO(rcStrict));
074f2520bc04a7a93b4123bc58fb40055c9174d2hajma /* Hand it over to the interpreter. */
074f2520bc04a7a93b4123bc58fb40055c9174d2hajma LogFlow(("emR3ExecuteIOInstruction: %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
074f2520bc04a7a93b4123bc58fb40055c9174d2hajma STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatIoIem);
d5af1880773b35da2da505be54be517b746e7410ludovicp /** @todo probably we should fall back to the recompiler; otherwise we'll go back and forth between HC & GC
d5af1880773b35da2da505be54be517b746e7410ludovicp * as io instructions tend to come in packages of more than one
fc2dab2c4a694677a94470b728850adada8e4369matthew int rc2 = CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pCtx->rip, &Cpu, "IO EMU");
case OP_IN:
case OP_OUT:
case OP_INSB:
case OP_INSWD:
case OP_OUTSB:
case OP_OUTSWD:
return VINF_SUCCESS;
AssertMsg(rcStrict == VINF_EM_RAW_EMULATE_INSTR || rcStrict == VINF_EM_RESCHEDULE_REM, ("rcStrict=%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
int rc = PGMSyncCR3(pVCpu, pCtx->cr0, pCtx->cr3, pCtx->cr4, VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3));
return rc;
#ifdef VBOX_WITH_RAW_MODE
return rc;
rc = PGMSyncCR3(pVCpu, pCtx->cr0, pCtx->cr3, pCtx->cr4, VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3));
return rc;
#ifdef VBOX_WITH_RAW_MODE
return rc;
return VINF_EM_NO_MEMORY;
return VINF_SUCCESS;
* @returns VBox status code. The most important ones are: VINF_EM_RESCHEDULE, VINF_EM_RESCHEDULE_RAW,
*pfFFDone = false;
#ifdef EM_NOTIFY_HM
#ifdef VBOX_WITH_RAW_MODE
Assert(!VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_SELM_SYNC_TSS | VMCPU_FF_SELM_SYNC_GDT | VMCPU_FF_SELM_SYNC_LDT));
#ifdef LOG_ENABLED
Log(("CPU%d: Pending hardware interrupt=0x%x cs:rip=%04X:%RGv\n", pVCpu->idCpu, TRPMGetTrapNo(pVCpu), pCtx->cs.Sel, (RTGCPTR)pCtx->rip));
Log(("HWR%d: %04X:%RGv ESP=%RGv IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pCtx->cs.Sel, (RTGCPTR)pCtx->rip, pCtx->rsp, pCtx->eflags.Bits.u1IF, pCtx->eflags.Bits.u2IOPL, (uint32_t)pCtx->cr0, (uint32_t)pCtx->cr4, (uint32_t)pCtx->msrEFER));
Log(("HWR%d: %04X:%08X ESP=%08X IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pCtx->cs.Sel, pCtx->eip, pCtx->esp, pCtx->eflags.Bits.u1IF, pCtx->eflags.Bits.u2IOPL, (uint32_t)pCtx->cr0, (uint32_t)pCtx->cr4, (uint32_t)pCtx->msrEFER));
Log(("HWR%d-CPU%d: %04X:%RGv ESP=%RGv IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pVCpu->idCpu, pCtx->cs.Sel, (RTGCPTR)pCtx->rip, pCtx->rsp, pCtx->eflags.Bits.u1IF, pCtx->eflags.Bits.u2IOPL, (uint32_t)pCtx->cr0, (uint32_t)pCtx->cr4, (uint32_t)pCtx->msrEFER));
Log(("HWR%d-CPU%d: %04X:%08X ESP=%08X IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pVCpu->idCpu, pCtx->cs.Sel, pCtx->eip, pCtx->esp, pCtx->eflags.Bits.u1IF, pCtx->eflags.Bits.u2IOPL, (uint32_t)pCtx->cr0, (uint32_t)pCtx->cr4, (uint32_t)pCtx->msrEFER));
#ifdef VBOX_HIGH_RES_TIMERS_HACK
*pfFFDone = true;
return rc;