CPUMDbg.cpp revision f6dd48677b626c383d1a91cba7688abb0945af7d
/* $Id$ */
/** @file
* CPUM - CPU Monitor / Manager, Debugger & Debugging APIs.
*/
/*
* Copyright (C) 2010-2011 Oracle Corporation
*
* This file is part of VirtualBox Open Source Edition (OSE), as
* available from http://www.virtualbox.org. This file is free software;
* General Public License (GPL) as published by the Free Software
* Foundation, in version 2 as it comes in the "COPYING" file of the
* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
*/
/*******************************************************************************
* Header Files *
*******************************************************************************/
#define LOG_GROUP LOG_GROUP_DBGF
#include "CPUMInternal.h"
#if 0
/**
* @interface_method_impl{DBGFREGDESC, pfnGet}
*/
static DECLCALLBACK(int) cpumR3RegGet_Generic(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
{
{
default:
}
}
/**
* @interface_method_impl{DBGFREGDESC, pfnGet}
*/
static DECLCALLBACK(int) cpumR3RegSet_Generic(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
{
{
case DBGFREGVALTYPE_U8:
return VINF_SUCCESS;
case DBGFREGVALTYPE_U16:
return VINF_SUCCESS;
case DBGFREGVALTYPE_U32:
return VINF_SUCCESS;
case DBGFREGVALTYPE_U64:
return VINF_SUCCESS;
case DBGFREGVALTYPE_U128:
return VINF_SUCCESS;
default:
}
}
/**
* @interface_method_impl{DBGFREGDESC, pfnGet}
*/
static DECLCALLBACK(int) cpumR3RegSet_seg(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
{
/** @todo perform a selector load, updating hidden selectors and stuff. */
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegGet_crX(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCCPUMCTX pCtx, PRTUINT128U puValue)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegSet_crX(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCPUMCTX pCtx, RTUINT128U uValue, RTUINT128U fMask)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegGet_drX(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCCPUMCTX pCtx, PRTUINT128U puValue)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegSet_drX(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCPUMCTX pCtx, RTUINT128U uValue, RTUINT128U fMask)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegGet_msr(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCCPUMCTX pCtx, PRTUINT128U puValue)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegSet_msr(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCPUMCTX pCtx, RTUINT128U uValue, RTUINT128U fMask)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegGet_gdtr(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCCPUMCTX pCtx, PRTUINT128U puValue)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegSet_gdtr(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCPUMCTX pCtx, RTUINT128U uValue, RTUINT128U fMask)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegGet_idtr(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCCPUMCTX pCtx, PRTUINT128U puValue)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegSet_idtr(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCPUMCTX pCtx, RTUINT128U uValue, RTUINT128U fMask)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegGet_ftw(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCCPUMCTX pCtx, PRTUINT128U puValue)
{
return VERR_NOT_IMPLEMENTED;
}
static DECLCALLBACK(int) cpumR3RegSet_ftw(PVMCPU pVCpu, PCDBGFREGDESC pDesc, PCPUMCTX pCtx, RTUINT128U uValue, RTUINT128U fMask)
{
return VERR_NOT_IMPLEMENTED;
}
/**
* @interface_method_impl{DBGFREGDESC, pfnGet}
*/
static DECLCALLBACK(int) cpumR3RegGet_stN(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
{
return VERR_NOT_IMPLEMENTED;
}
/**
* @interface_method_impl{DBGFREGDESC, pfnGet}
*/
static DECLCALLBACK(int) cpumR3RegSet_stN(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
{
return VERR_NOT_IMPLEMENTED;
}
/*
* Set up aliases.
*/
{ \
{ psz32, DBGFREGVALTYPE_U32 }, \
{ psz16, DBGFREGVALTYPE_U16 }, \
{ psz8, DBGFREGVALTYPE_U8 }, \
{ NULL, DBGFREGVALTYPE_INVALID } \
}
static DBGFREGALIAS const g_aCpumRegAliases_fpuip[] =
{
{ "fpuip", DBGFREGVALTYPE_U16 },
};
static DBGFREGALIAS const g_aCpumRegAliases_fpudp[] =
{
{ "fpudp", DBGFREGVALTYPE_U16 },
};
static DBGFREGALIAS const g_aCpumRegAliases_cr0[] =
{
{ "msw", DBGFREGVALTYPE_U16 },
};
/*
* Sub fields.
*/
/** Sub-fields for the (hidden) segment attribute register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_seg[] =
{
};
/** Sub-fields for the flags register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_rflags[] =
{
};
/** Sub-fields for the FPU control word register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_fcw[] =
{
};
/** Sub-fields for the FPU status word register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_fsw[] =
{
};
/** Sub-fields for the FPU tag word register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_ftw[] =
{
};
/** Sub-fields for the Multimedia Extensions Control and Status Register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_mxcsr[] =
{
};
/** Sub-fields for the FPU tag word register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_stN[] =
{
};
/** Sub-fields for the MMX registers. */
static DBGFREGSUBFIELD const g_aCpumRegFields_mmN[] =
{
};
/** Sub-fields for the XMM registers. */
static DBGFREGSUBFIELD const g_aCpumRegFields_xmmN[] =
{
};
/** Sub-fields for the CR0 register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_cr0[] =
{
/** @todo */
};
/** Sub-fields for the CR3 register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_cr3[] =
{
/** @todo */
};
/** Sub-fields for the CR4 register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_cr4[] =
{
/** @todo */
};
/** Sub-fields for the DR6 register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_dr6[] =
{
/** @todo */
};
/** Sub-fields for the DR7 register. */
static DBGFREGSUBFIELD const g_aCpumRegFields_dr7[] =
{
/** @todo */
};
/** Sub-fields for the CR_PAT MSR. */
static DBGFREGSUBFIELD const g_aCpumRegFields_apic_base[] =
{
};
/** Sub-fields for the CR_PAT MSR. */
static DBGFREGSUBFIELD const g_aCpumRegFields_cr_pat[] =
{
/** @todo */
};
/** Sub-fields for the PERF_STATUS MSR. */
static DBGFREGSUBFIELD const g_aCpumRegFields_perf_status[] =
{
/** @todo */
};
/** Sub-fields for the EFER MSR. */
static DBGFREGSUBFIELD const g_aCpumRegFields_efer[] =
{
/** @todo */
};
/** Sub-fields for the STAR MSR. */
static DBGFREGSUBFIELD const g_aCpumRegFields_star[] =
{
/** @todo */
};
/** Sub-fields for the CSTAR MSR. */
static DBGFREGSUBFIELD const g_aCpumRegFields_cstar[] =
{
/** @todo */
};
/** Sub-fields for the LSTAR MSR. */
static DBGFREGSUBFIELD const g_aCpumRegFields_lstar[] =
{
/** @todo */
};
/** Sub-fields for the SF_MASK MSR. */
static DBGFREGSUBFIELD const g_aCpumRegFields_sf_mask[] =
{
/** @todo */
};
/**
* The register descriptors.
*/
static DBGFREGDESC const g_aCpumRegDescs[] =
{
{ #LName, DBGFREG_##UName, DBGFREGVALTYPE_U64, 0, RT_OFFSETOF(CPUMCTX, LName), cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_##LName, NULL }
{ #LName, DBGFREG_##UName, DBGFREGVALTYPE_U16, 0, RT_OFFSETOF(CPUMCTX, LName), cpumR3RegGet_Generic, cpumR3RegSet_seg, NULL, NULL }, \
{ #LName "_attr", DBGFREG_##UName##_ATTR, DBGFREGVALTYPE_U32, 0, RT_OFFSETOF(CPUMCTX, LName##Hid.Attr.u), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_seg }, \
{ #LName "_base", DBGFREG_##UName##_ATTR, DBGFREGVALTYPE_U64, 0, RT_OFFSETOF(CPUMCTX, LName##Hid.u64Base), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL }, \
{ #LName "_lim", DBGFREG_##UName##_ATTR, DBGFREGVALTYPE_U32, 0, RT_OFFSETOF(CPUMCTX, LName##Hid.u32Limit), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL }
{ "rflags", DBGFREG_RFLAGS, DBGFREGVALTYPE_U64, 0, RT_OFFSETOF(CPUMCTX, rflags), cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_rflags, g_aCpumRegFields_rflags },
{ "fcw", DBGFREG_FCW, DBGFREGVALTYPE_U16, 0, RT_OFFSETOF(CPUMCTX, fpu.FCW), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_fcw },
{ "fsw", DBGFREG_FSW, DBGFREGVALTYPE_U16, 0, RT_OFFSETOF(CPUMCTX, fpu.FSW), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_fsw },
{ "ftw", DBGFREG_FTW, DBGFREGVALTYPE_U16, 0, RT_OFFSETOF(CPUMCTX, fpu.FTW), cpumR3RegGet_ftw, cpumR3RegSet_ftw, NULL, g_aCpumRegFields_ftw },
{ "fop", DBGFREG_FOP, DBGFREGVALTYPE_U16, 0, RT_OFFSETOF(CPUMCTX, fpu.FOP), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL },
{ "fpuip", DBGFREG_FPUIP, DBGFREGVALTYPE_U32, 0, RT_OFFSETOF(CPUMCTX, fpu.FPUIP), cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_fpuip, NULL },
{ "fpucs", DBGFREG_FPUCS, DBGFREGVALTYPE_U16, 0, RT_OFFSETOF(CPUMCTX, fpu.CS), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL },
{ "fpudp", DBGFREG_FPUDP, DBGFREGVALTYPE_U32, 0, RT_OFFSETOF(CPUMCTX, fpu.FPUDP), cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_fpudp, NULL },
{ "fpuds", DBGFREG_FPUDS, DBGFREGVALTYPE_U16, 0, RT_OFFSETOF(CPUMCTX, fpu.DS), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL },
{ "mxcsr", DBGFREG_MXCSR, DBGFREGVALTYPE_U32, 0, RT_OFFSETOF(CPUMCTX, fpu.MXCSR), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_mxcsr },
{ "mxcsr_mask", DBGFREG_MXCSR_MASK, DBGFREGVALTYPE_U32, 0, RT_OFFSETOF(CPUMCTX, fpu.MXCSR_MASK), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_mxcsr },
#define CPUMREGDESC_ST(n) \
{ "st" #n, DBGFREG_ST##n, DBGFREGVALTYPE_LRD, 0, ~(size_t)0, cpumR3RegGet_stN, cpumR3RegSet_stN, NULL, g_aCpumRegFields_stN }
CPUMREGDESC_ST(0),
CPUMREGDESC_ST(1),
CPUMREGDESC_ST(2),
CPUMREGDESC_ST(3),
CPUMREGDESC_ST(4),
CPUMREGDESC_ST(5),
CPUMREGDESC_ST(6),
CPUMREGDESC_ST(7),
#define CPUMREGDESC_MM(n) \
{ "mm" #n, DBGFREG_MM##n, DBGFREGVALTYPE_U64, 0, RT_OFFSETOF(CPUMCTX, fpu.aRegs[n].mmx), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_mmN }
CPUMREGDESC_MM(0),
CPUMREGDESC_MM(1),
CPUMREGDESC_MM(2),
CPUMREGDESC_MM(3),
CPUMREGDESC_MM(4),
CPUMREGDESC_MM(5),
CPUMREGDESC_MM(6),
CPUMREGDESC_MM(7),
#define CPUMREGDESC_XMM(n) \
{ "xmm" #n, DBGFREG_XMM##n, DBGFREGVALTYPE_U128, 0, RT_OFFSETOF(CPUMCTX, fpu.aXMM[n].xmm), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_xmmN }
CPUMREGDESC_XMM(0),
CPUMREGDESC_XMM(1),
CPUMREGDESC_XMM(2),
CPUMREGDESC_XMM(3),
CPUMREGDESC_XMM(4),
CPUMREGDESC_XMM(5),
CPUMREGDESC_XMM(6),
CPUMREGDESC_XMM(7),
CPUMREGDESC_XMM(8),
CPUMREGDESC_XMM(9),
CPUMREGDESC_XMM(10),
CPUMREGDESC_XMM(11),
CPUMREGDESC_XMM(12),
CPUMREGDESC_XMM(13),
CPUMREGDESC_XMM(14),
CPUMREGDESC_XMM(15),
{ "gdtr_base", DBGFREG_GDTR_BASE, DBGFREGVALTYPE_U64, 0, RT_OFFSETOF(CPUMCTX, gdtr.pGdt), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL },
{ "gdtr_limit", DBGFREG_GDTR_LIMIT, DBGFREGVALTYPE_U16, 0, RT_OFFSETOF(CPUMCTX, gdtr.cbGdt), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL },
{ "idtr_base", DBGFREG_IDTR_BASE, DBGFREGVALTYPE_U64, 0, RT_OFFSETOF(CPUMCTX, idtr.pIdt), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL },
{ "idtr_limit", DBGFREG_IDTR_LIMIT, DBGFREGVALTYPE_U16, 0, RT_OFFSETOF(CPUMCTX, idtr.cbIdt), cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL },
{ "cr0", DBGFREG_CR0, DBGFREGVALTYPE_U32, 0, 0, cpumR3RegGet_crX, cpumR3RegSet_crX, g_aCpumRegAliases_cr0, g_aCpumRegFields_cr0 },
{ "cr3", DBGFREG_CR3, DBGFREGVALTYPE_U64, 0, 3, cpumR3RegGet_crX, cpumR3RegSet_crX, NULL, g_aCpumRegFields_cr3 },
{ "cr4", DBGFREG_CR4, DBGFREGVALTYPE_U32, 0, 4, cpumR3RegGet_crX, cpumR3RegSet_crX, NULL, g_aCpumRegFields_cr4 },
{ "dr6", DBGFREG_DR6, DBGFREGVALTYPE_U32, 0, 6, cpumR3RegGet_drX, cpumR3RegSet_drX, NULL, g_aCpumRegFields_dr6 },
{ "dr7", DBGFREG_DR7, DBGFREGVALTYPE_U32, 0, 7, cpumR3RegGet_drX, cpumR3RegSet_drX, NULL, g_aCpumRegFields_dr7 },
{ "apic_base", DBGFREG_MSR_IA32_APICBASE, DBGFREGVALTYPE_U32, 0, MSR_IA32_APICBASE, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, g_aCpumRegFields_apic_base },
{ "pat", DBGFREG_MSR_IA32_CR_PAT, DBGFREGVALTYPE_U64, 0, MSR_IA32_CR_PAT, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, g_aCpumRegFields_cr_pat },
{ "perf_status", DBGFREG_MSR_IA32_PERF_STATUS, DBGFREGVALTYPE_U64, 0, MSR_IA32_PERF_STATUS, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, g_aCpumRegFields_perf_status },
{ "sysenter_cs", DBGFREG_MSR_IA32_SYSENTER_CS, DBGFREGVALTYPE_U16, 0, MSR_IA32_SYSENTER_CS, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, NULL },
{ "sysenter_eip", DBGFREG_MSR_IA32_SYSENTER_EIP, DBGFREGVALTYPE_U32, 0, MSR_IA32_SYSENTER_EIP, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, NULL },
{ "sysenter_esp", DBGFREG_MSR_IA32_SYSENTER_ESP, DBGFREGVALTYPE_U32, 0, MSR_IA32_SYSENTER_ESP, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, NULL },
{ "tsc", DBGFREG_MSR_IA32_TSC, DBGFREGVALTYPE_U32, 0, MSR_IA32_TSC, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, NULL },
{ "efer", DBGFREG_MSR_K6_EFER, DBGFREGVALTYPE_U32, 0, MSR_K6_EFER, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, g_aCpumRegFields_efer },
{ "star", DBGFREG_MSR_K6_STAR, DBGFREGVALTYPE_U64, 0, MSR_K6_STAR, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, g_aCpumRegFields_star },
{ "cstar", DBGFREG_MSR_K8_CSTAR, DBGFREGVALTYPE_U64, 0, MSR_K8_CSTAR, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, g_aCpumRegFields_cstar },
{ "msr_fs_base", DBGFREG_MSR_K8_FS_BASE, DBGFREGVALTYPE_U64, 0, MSR_K8_FS_BASE, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, NULL },
{ "msr_gs_base", DBGFREG_MSR_K8_GS_BASE, DBGFREGVALTYPE_U64, 0, MSR_K8_GS_BASE, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, NULL },
{ "krnl_gs_base", DBGFREG_MSR_K8_KERNEL_GS_BASE, DBGFREGVALTYPE_U64, 0, MSR_K8_KERNEL_GS_BASE, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, NULL },
{ "lstar", DBGFREG_MSR_K8_LSTAR, DBGFREGVALTYPE_U64, 0, MSR_K8_LSTAR, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, g_aCpumRegFields_lstar },
{ "tsc_aux", DBGFREG_MSR_K8_TSC_AUX, DBGFREGVALTYPE_U64, 0, MSR_K8_TSC_AUX, cpumR3RegGet_msr, cpumR3RegSet_msr, NULL, NULL },
{ "gdtr", DBGFREG_GDTR, DBGFREGVALTYPE_DTR, 0, ~(size_t)0, cpumR3RegGet_gdtr, cpumR3RegSet_gdtr, NULL, NULL },
{ "idtr", DBGFREG_IDTR, DBGFREGVALTYPE_DTR, 0, ~(size_t)0, cpumR3RegGet_idtr, cpumR3RegSet_idtr, NULL, NULL },
};
#endif