cpu.h revision 1
1N/A#ifndef I386_BITS_CPU_H
1N/A#define I386_BITS_CPU_H
1N/A
1N/A
1N/A/* Sample usage: CPU_FEATURE_P(cpu.x86_capability, FPU) */
1N/A#define CPU_FEATURE_P(CAP, FEATURE) \
1N/A (!!(CAP[(X86_FEATURE_##FEATURE)/32] & ((X86_FEATURE_##FEATURE) & 0x1f)))
1N/A
1N/A#define NCAPINTS 4 /* Currently we have 4 32-bit words worth of info */
1N/A
1N/A/* Intel-defined CPU features, CPUID level 0x00000001, word 0 */
1N/A#define X86_FEATURE_FPU (0*32+ 0) /* Onboard FPU */
1N/A#define X86_FEATURE_VME (0*32+ 1) /* Virtual Mode Extensions */
1N/A#define X86_FEATURE_DE (0*32+ 2) /* Debugging Extensions */
1N/A#define X86_FEATURE_PSE (0*32+ 3) /* Page Size Extensions */
1N/A#define X86_FEATURE_TSC (0*32+ 4) /* Time Stamp Counter */
1N/A#define X86_FEATURE_MSR (0*32+ 5) /* Model-Specific Registers, RDMSR, WRMSR */
1N/A#define X86_FEATURE_PAE (0*32+ 6) /* Physical Address Extensions */
1N/A#define X86_FEATURE_MCE (0*32+ 7) /* Machine Check Architecture */
1N/A#define X86_FEATURE_CX8 (0*32+ 8) /* CMPXCHG8 instruction */
1N/A#define X86_FEATURE_APIC (0*32+ 9) /* Onboard APIC */
1N/A#define X86_FEATURE_SEP (0*32+11) /* SYSENTER/SYSEXIT */
1N/A#define X86_FEATURE_MTRR (0*32+12) /* Memory Type Range Registers */
1N/A#define X86_FEATURE_PGE (0*32+13) /* Page Global Enable */
1N/A#define X86_FEATURE_MCA (0*32+14) /* Machine Check Architecture */
1N/A#define X86_FEATURE_CMOV (0*32+15) /* CMOV instruction (FCMOVCC and FCOMI too if FPU present) */
1N/A#define X86_FEATURE_PAT (0*32+16) /* Page Attribute Table */
1N/A#define X86_FEATURE_PSE36 (0*32+17) /* 36-bit PSEs */
1N/A#define X86_FEATURE_PN (0*32+18) /* Processor serial number */
1N/A#define X86_FEATURE_CLFLSH (0*32+19) /* Supports the CLFLUSH instruction */
1N/A#define X86_FEATURE_DTES (0*32+21) /* Debug Trace Store */
1N/A#define X86_FEATURE_ACPI (0*32+22) /* ACPI via MSR */
1N/A#define X86_FEATURE_MMX (0*32+23) /* Multimedia Extensions */
1N/A#define X86_FEATURE_FXSR (0*32+24) /* FXSAVE and FXRSTOR instructions (fast save and restore */
1N/A /* of FPU context), and CR4.OSFXSR available */
1N/A#define X86_FEATURE_XMM (0*32+25) /* Streaming SIMD Extensions */
1N/A#define X86_FEATURE_XMM2 (0*32+26) /* Streaming SIMD Extensions-2 */
1N/A#define X86_FEATURE_SELFSNOOP (0*32+27) /* CPU self snoop */
1N/A#define X86_FEATURE_HT (0*32+28) /* Hyper-Threading */
1N/A#define X86_FEATURE_ACC (0*32+29) /* Automatic clock control */
1N/A#define X86_FEATURE_IA64 (0*32+30) /* IA-64 processor */
1N/A
1N/A/* AMD-defined CPU features, CPUID level 0x80000001, word 1 */
1N/A/* Don't duplicate feature flags which are redundant with Intel! */
1N/A#define X86_FEATURE_SYSCALL (1*32+11) /* SYSCALL/SYSRET */
1N/A#define X86_FEATURE_MMXEXT (1*32+22) /* AMD MMX extensions */
1N/A#define X86_FEATURE_LM (1*32+29) /* Long Mode (x86-64) */
1N/A#define X86_FEATURE_3DNOWEXT (1*32+30) /* AMD 3DNow! extensions */
1N/A#define X86_FEATURE_3DNOW (1*32+31) /* 3DNow! */
1N/A
1N/A/* Transmeta-defined CPU features, CPUID level 0x80860001, word 2 */
1N/A#define X86_FEATURE_RECOVERY (2*32+ 0) /* CPU in recovery mode */
1N/A#define X86_FEATURE_LONGRUN (2*32+ 1) /* Longrun power control */
1N/A#define X86_FEATURE_LRTI (2*32+ 3) /* LongRun table interface */
1N/A
1N/A/* Other features, Linux-defined mapping, word 3 */
1N/A/* This range is used for feature bits which conflict or are synthesized */
1N/A#define X86_FEATURE_CXMMX (3*32+ 0) /* Cyrix MMX extensions */
1N/A#define X86_FEATURE_K6_MTRR (3*32+ 1) /* AMD K6 nonstandard MTRRs */
1N/A#define X86_FEATURE_CYRIX_ARR (3*32+ 2) /* Cyrix ARRs (= MTRRs) */
1N/A#define X86_FEATURE_CENTAUR_MCR (3*32+ 3) /* Centaur MCRs (= MTRRs) */
1N/A
1N/A#define MAX_X86_VENDOR_ID 16
1N/Astruct cpuinfo_x86 {
1N/A uint8_t x86; /* CPU family */
1N/A uint8_t x86_model;
1N/A uint8_t x86_mask;
1N/A
1N/A int cpuid_level; /* Maximum supported CPUID level, -1=no CPUID */
1N/A unsigned x86_capability[NCAPINTS];
1N/A char x86_vendor_id[MAX_X86_VENDOR_ID];
1N/A};
1N/A
1N/A
1N/A#define X86_VENDOR_INTEL 0
1N/A#define X86_VENDOR_CYRIX 1
1N/A#define X86_VENDOR_AMD 2
1N/A#define X86_VENDOR_UMC 3
1N/A#define X86_VENDOR_NEXGEN 4
1N/A#define X86_VENDOR_CENTAUR 5
1N/A#define X86_VENDOR_RISE 6
1N/A#define X86_VENDOR_TRANSMETA 7
1N/A#define X86_VENDOR_NSC 8
1N/A#define X86_VENDOR_UNKNOWN 0xff
1N/A
1N/A/*
1N/A * EFLAGS bits
1N/A */
1N/A#define X86_EFLAGS_CF 0x00000001 /* Carry Flag */
1N/A#define X86_EFLAGS_PF 0x00000004 /* Parity Flag */
1N/A#define X86_EFLAGS_AF 0x00000010 /* Auxillary carry Flag */
1N/A#define X86_EFLAGS_ZF 0x00000040 /* Zero Flag */
1N/A#define X86_EFLAGS_SF 0x00000080 /* Sign Flag */
1N/A#define X86_EFLAGS_TF 0x00000100 /* Trap Flag */
1N/A#define X86_EFLAGS_IF 0x00000200 /* Interrupt Flag */
1N/A#define X86_EFLAGS_DF 0x00000400 /* Direction Flag */
1N/A#define X86_EFLAGS_OF 0x00000800 /* Overflow Flag */
1N/A#define X86_EFLAGS_IOPL 0x00003000 /* IOPL mask */
1N/A#define X86_EFLAGS_NT 0x00004000 /* Nested Task */
1N/A#define X86_EFLAGS_RF 0x00010000 /* Resume Flag */
1N/A#define X86_EFLAGS_VM 0x00020000 /* Virtual Mode */
1N/A#define X86_EFLAGS_AC 0x00040000 /* Alignment Check */
1N/A#define X86_EFLAGS_VIF 0x00080000 /* Virtual Interrupt Flag */
1N/A#define X86_EFLAGS_VIP 0x00100000 /* Virtual Interrupt Pending */
1N/A#define X86_EFLAGS_ID 0x00200000 /* CPUID detection flag */
1N/A
1N/A/*
1N/A * Generic CPUID function
1N/A */
1N/Astatic inline void cpuid(int op,
1N/A unsigned int *eax, unsigned int *ebx, unsigned int *ecx, unsigned int *edx)
1N/A{
1N/A __asm__("cpuid"
1N/A : "=a" (*eax),
1N/A "=b" (*ebx),
1N/A "=c" (*ecx),
1N/A "=d" (*edx)
1N/A : "0" (op));
1N/A}
1N/A
1N/A/*
1N/A * CPUID functions returning a single datum
1N/A */
1N/Astatic inline unsigned int cpuid_eax(unsigned int op)
1N/A{
1N/A unsigned int eax;
1N/A
1N/A __asm__("cpuid"
1N/A : "=a" (eax)
1N/A : "0" (op)
1N/A : "bx", "cx", "dx");
1N/A return eax;
1N/A}
1N/Astatic inline unsigned int cpuid_ebx(unsigned int op)
1N/A{
1N/A unsigned int eax, ebx;
1N/A
1N/A __asm__("cpuid"
1N/A : "=a" (eax), "=b" (ebx)
1N/A : "0" (op)
1N/A : "cx", "dx" );
1N/A return ebx;
1N/A}
1N/Astatic inline unsigned int cpuid_ecx(unsigned int op)
1N/A{
1N/A unsigned int eax, ecx;
1N/A
1N/A __asm__("cpuid"
1N/A : "=a" (eax), "=c" (ecx)
1N/A : "0" (op)
1N/A : "bx", "dx" );
1N/A return ecx;
1N/A}
1N/Astatic inline unsigned int cpuid_edx(unsigned int op)
1N/A{
1N/A unsigned int eax, edx;
1N/A
1N/A __asm__("cpuid"
1N/A : "=a" (eax), "=d" (edx)
1N/A : "0" (op)
1N/A : "bx", "cx");
1N/A return edx;
1N/A}
1N/A
1N/A/*
1N/A * Intel CPU features in CR4
1N/A */
1N/A#define X86_CR4_VME 0x0001 /* enable vm86 extensions */
1N/A#define X86_CR4_PVI 0x0002 /* virtual interrupts flag enable */
1N/A#define X86_CR4_TSD 0x0004 /* disable time stamp at ipl 3 */
1N/A#define X86_CR4_DE 0x0008 /* enable debugging extensions */
1N/A#define X86_CR4_PSE 0x0010 /* enable page size extensions */
1N/A#define X86_CR4_PAE 0x0020 /* enable physical address extensions */
1N/A#define X86_CR4_MCE 0x0040 /* Machine check enable */
1N/A#define X86_CR4_PGE 0x0080 /* enable global pages */
1N/A#define X86_CR4_PCE 0x0100 /* enable performance counters at ipl 3 */
1N/A#define X86_CR4_OSFXSR 0x0200 /* enable fast FPU save and restore */
1N/A#define X86_CR4_OSXMMEXCPT 0x0400 /* enable unmasked SSE exceptions */
1N/A
1N/A
1N/A#define MSR_K6_EFER 0xC0000080
1N/A/* EFER bits: */
1N/A#define _EFER_SCE 0 /* SYSCALL/SYSRET */
1N/A#define _EFER_LME 8 /* Long mode enable */
1N/A#define _EFER_LMA 10 /* Long mode active (read-only) */
1N/A#define _EFER_NX 11 /* No execute enable */
1N/A
1N/A#define EFER_SCE (1<<_EFER_SCE)
1N/A#define EFER_LME (1<<EFER_LME)
1N/A#define EFER_LMA (1<<EFER_LMA)
1N/A#define EFER_NX (1<<_EFER_NX)
1N/A
1N/A#define rdmsr(msr,val1,val2) \
1N/A __asm__ __volatile__("rdmsr" \
1N/A : "=a" (val1), "=d" (val2) \
1N/A : "c" (msr))
1N/A
1N/A#define wrmsr(msr,val1,val2) \
1N/A __asm__ __volatile__("wrmsr" \
1N/A : /* no outputs */ \
1N/A : "c" (msr), "a" (val1), "d" (val2))
1N/A
1N/A
1N/A#define read_cr0() ({ \
1N/A unsigned int __dummy; \
1N/A __asm__( \
1N/A "movl %%cr0, %0\n\t" \
1N/A :"=r" (__dummy)); \
1N/A __dummy; \
1N/A})
1N/A#define write_cr0(x) \
1N/A __asm__("movl %0,%%cr0": :"r" (x));
1N/A
1N/A#define read_cr3() ({ \
1N/A unsigned int __dummy; \
1N/A __asm__( \
1N/A "movl %%cr3, %0\n\t" \
1N/A :"=r" (__dummy)); \
1N/A __dummy; \
1N/A})
1N/A#define write_cr3x(x) \
1N/A __asm__("movl %0,%%cr3": :"r" (x));
1N/A
1N/A
1N/A#define read_cr4() ({ \
1N/A unsigned int __dummy; \
1N/A __asm__( \
1N/A "movl %%cr4, %0\n\t" \
1N/A :"=r" (__dummy)); \
1N/A __dummy; \
1N/A})
1N/A#define write_cr4x(x) \
1N/A __asm__("movl %0,%%cr4": :"r" (x));
1N/A
1N/A
1N/Aextern struct cpuinfo_x86 cpu_info;
1N/A#ifdef CONFIG_X86_64
1N/Aextern void cpu_setup(void);
1N/A#else
1N/A#define cpu_setup() do {} while(0)
1N/A#endif
1N/A
1N/A#endif /* I386_BITS_CPU_H */