mmu.h revision 7c478bd95313f5f23a4c958a745db2134aa03244
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License, Version 1.0 only
* (the "License"). You may not use this file except in compliance
* with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2005 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
#ifndef _SYS_MMU_H
#define _SYS_MMU_H
#pragma ident "%Z%%M% %I% %E% SMI"
#ifdef __cplusplus
extern "C" {
#endif
/*
* Definitions for the SOFT MMU
*/
#define FAST_IMMU_MISS_TT 0x64
#define FAST_DMMU_MISS_TT 0x68
#define FAST_PROT_TT 0x6c
/*
* Constants defining alternate spaces
* and register layouts within them,
* and a few other interesting assembly constants.
*/
/*
* vaddr offsets of various registers
*/
#define MMU_TTARGET 0x00 /* TSB tag target */
#define MMU_PCONTEXT 0x08 /* primary context number */
#define MMU_SCONTEXT 0x10 /* secondary context number */
#define MMU_SFSR 0x18 /* sync fault status reg */
#define MMU_SFAR 0x20 /* sync fault addr reg */
#define MMU_TSB 0x28 /* tsb base and config */
#define MMU_TAG_ACCESS 0x30 /* tlb tag access */
#define MMU_VAW 0x38 /* virtual watchpoint */
#define MMU_PAW 0x40 /* physical watchpoint */
#define MMU_TSB_PX 0x48 /* i/d tsb primary extension reg */
#define MMU_TSB_SX 0x50 /* d tsb secondary extension reg */
#define MMU_TSB_NX 0x58 /* i/d tsb nucleus extension reg */
#define MMU_TAG_ACCESS_EXT 0x60 /* tlb tag access extension reg */
/*
* Synchronous Fault Status Register Layout
*
* IMMU and DMMU maintain their own SFSR Register
* ______________________________________________________________________
* | Reserved | ASI | Reserved | FT | E | Cntx | PRIV | W | OW | FV|
* |--------------|------|----------|----|---|------|------|---|----|---|
* 63 24 23 16 15 14 13 7 6 5 4 3 2 1 0
*
*/
#define SFSR_FV 0x00000001 /* fault valid */
#define SFSR_OW 0x00000002 /* overwrite */
#define SFSR_W 0x00000004 /* data write */
#define SFSR_PR 0x00000008 /* privilege mode */
#define SFSR_CTX 0x00000030 /* context id */
#define SFSR_E 0x00000040 /* side-effect */
#define SFSR_FT 0x00003F80 /* fault type mask */
#define SFSR_ASI 0x00FF0000 /* ASI */
/*
* Definition of FT (Fault Type) bit field of sfsr.
*/
#define FT_NONE 0x00
#define FT_PRIV 0x01 /* privilege violation */
#define FT_SPEC_LD 0x02 /* speculative ld to e page */
#define FT_ATOMIC_NC 0x04 /* atomic to nc page */
#define FT_ILL_ALT 0x08 /* illegal lda/sta */
#define FT_NFO 0x10 /* normal access to nfo page */
#define FT_RANGE 0x20 /* dmmu or immu address out of range */
#define FT_RANGE_REG 0x40 /* jump to reg out of range */
#define SFSR_FT_SHIFT 7 /* amt. to shift right to get flt type */
#define X_FAULT_TYPE(x) (((x) & SFSR_FT) >> SFSR_FT_SHIFT)
/*
* Defines for CT (ConText id) bit field of sfsr.
*/
#define CT_PRIMARY 0x0 /* primary */
#define CT_SECONDARY 0x1 /* secondary */
#define CT_NUCLEUS 0x2 /* nucleus */
#define SFSR_CT_SHIFT 4
#define SFSR_ASI_SHIFT 16
/*
* MMU TAG TARGET register Layout
*
* +-----+---------+------+-------------------------+
* | 000 | context | -- | virtual address [63:22] |
* +-----+---------+------+-------------------------+
* 63 61 60 48 47 42 41 0
*/
#define TTARGET_CTX_SHIFT 48
#define TTARGET_VA_SHIFT 22
/*
* MMU TAG ACCESS register Layout
*
* +-------------------------+------------------+
* | virtual address [63:13] | context [12:0] |
* +-------------------------+------------------+
* 63 13 12 0
*/
#define TAGACC_CTX_MASK 0x1FFF
#define TAGACC_SHIFT 13
#define TAGACC_VADDR_MASK (~TAGACC_CTX_MASK)
#define TAGACC_CTX_LSHIFT (64 - TAGACC_SHIFT)
/*
* MMU DEMAP Register Layout
*
* +-------------------------+------+------+---------+-----+
* | virtual address [63:13] | rsvd | type | context | 0 |
* +-------------------------+------+------+---------+-----+
* 63 13 12 8 7 6 5 4 3 0
*/
#define DEMAP_PRIMARY (CT_PRIMARY << SFSR_CT_SHIFT)
#define DEMAP_SECOND (CT_SECONDARY << SFSR_CT_SHIFT)
#define DEMAP_NUCLEUS (CT_NUCLEUS << SFSR_CT_SHIFT)
#define DEMAP_TYPE_SHIFT 6
#define DEMAP_PAGE_TYPE (0 << DEMAP_TYPE_SHIFT)
#define DEMAP_CTX_TYPE (1 << DEMAP_TYPE_SHIFT)
#define DEMAP_ALL_TYPE (2 << DEMAP_TYPE_SHIFT)
/*
* TLB DATA ACCESS Address Layout
*
* +-------------+---------------+---+
* + Not used | tlb entry | 0 |
* +-------------+---------------+---+
* 63 9 8 3 2 0
*/
#define DTACC_SHIFT 0x3
#define DTACC_INC 0x8
/*
* TSB Register Layout
*
* split will always be 0. It will not be supported by software.
*
* +----------------------+-------+-----+-------+
* + tsb_base va [63:13] | split | - | size |
* +----------------------+-------+-----+-------+
* 63 13 12 11 3 2 0
*/
#define TSBBASE_SHIFT 13
#define TSB_SZ_MASK 0x7
/*
* MMU TAG READ register Layout
*
* +-------------------------+------------------+
* | virtual address [63:13] | context [12:0] |
* +-------------------------+------------------+
* 63 13 12 0
*/
#define TAGREAD_CTX_MASK 0x1FFF
#define TAGREAD_SHIFT 13
#define TAGREAD_VADDR_MASK (~TAGREAD_CTX_MASK)
/*
* MMU TAG ACCESS EXTENSION register Layout
*
* DTLB only
* +-----+-------+-------+-----+
* | - | pgsz1 | pgsz0 | - |
* +-----+-------+-------+-----+
* 63 21 19 18 16 15 0
*/
#define TAGACCEXT_SHIFT 16
#define TAGACCEXT_MKSZPAIR(SZ1, SZ0) (((SZ1) << 3) | (SZ0))
/*
* MMU PRIMARY/SECONDARY CONTEXT register
*/
#define CTXREG_CTX_MASK 0x1FFF
#define CTXREG_EXT_SHIFT 16
#define CTXREG_NEXT_SHIFT 58
/*
* The kernel always runs in KCONTEXT, and no user mappings
* are ever valid in it (so any user access pagefaults).
*/
#define KCONTEXT 0
/*
* FLUSH_ADDR is used in the flush instruction to guarantee stores to mmu
* registers complete. It is selected so it won't miss in the tlb.
*/
#define FLUSH_ADDR (KERNELBASE + 2 * MMU_PAGESIZE4M)
#ifdef __cplusplus
}
#endif
#endif /* _SYS_MMU_H */