io/px/px_pec.c

	px_pec.c revision 665a7fca9fb82b4c029eb6763aefcc9bc563a486
/*
 * CDDL HEADER START
 *
 * The contents of this file are subject to the terms of the
 * Common Development and Distribution License (the "License").
 * You may not use this file except in compliance with the License.
 *
 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
 * or http://www.opensolaris.org/os/licensing.
 * See the License for the specific language governing permissions
 * and limitations under the License.
 *
 * When distributing Covered Code, include this CDDL HEADER in each
 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
 * If applicable, add the following below this CDDL HEADER, with the
 * fields enclosed by brackets "[]" replaced with your own identifying
 * information: Portions Copyright [yyyy] [name of copyright owner]
 *
 * CDDL HEADER END
 */
/*
 * Copyright 2006 Sun Microsystems, Inc.  All rights reserved.
 * Use is subject to license terms.
 */

#pragma ident   "%Z%%M% %I% %E% SMI"

/*
 * PCI Express PEC implementation:
 *  initialization
 *  Bus error interrupt handler
 */

#include <sys/types.h>
#include <sys/kmem.h>
#include <sys/spl.h>
#include <sys/sysmacros.h>
#include <sys/sunddi.h>
#include <sys/machsystm.h>  /* ldphysio() */
#include <sys/async.h>
#include <sys/ddi_impldefs.h>
#include <sys/ontrap.h>
#include <sys/membar.h>
#include "px_obj.h"

/*LINTLIBRARY*/

extern uint_t px_ranges_phi_mask;

static uint_t px_pec_error_intr(caddr_t a);
static int    px_pec_msg_add_intr(px_t *px_p);
static void   px_pec_msg_rem_intr(px_t *px_p);

int
px_pec_attach(px_t *px_p)
{
    px_pec_t *pec_p;
    int i, len;
    int nrange = px_p->px_ranges_length / sizeof (px_ranges_t);
    dev_info_t *dip = px_p->px_dip;
    px_ranges_t *rangep = px_p->px_ranges_p;
    int ret;

    /*
     * Allocate a state structure for the PEC and cross-link it
     * to its per px node state structure.
     */
    pec_p = kmem_zalloc(sizeof (px_pec_t), KM_SLEEP);
    px_p->px_pec_p = pec_p;
    pec_p->pec_px_p = px_p;

    len = snprintf(pec_p->pec_nameinst_str,
        sizeof (pec_p->pec_nameinst_str),
        "%s%d", NAMEINST(dip));
    pec_p->pec_nameaddr_str = pec_p->pec_nameinst_str + ++len;
    (void) snprintf(pec_p->pec_nameaddr_str,
        sizeof (pec_p->pec_nameinst_str) - len,
        "%s@%s", NAMEADDR(dip));

    /*
     * Add interrupt handlers to process correctable/fatal/non fatal
     * PCIE messages.
     */
    if ((ret = px_pec_msg_add_intr(px_p)) != DDI_SUCCESS) {
        px_pec_msg_rem_intr(px_p);
        return (ret);
    }

    /*
     * Get this pec's mem32 and mem64 segments to determine whether
     * a dma object originates from ths pec. i.e. dev to dev dma
     */
    for (i = 0; i < nrange; i++, rangep++) {
        uint64_t rng_addr, rng_size, *pfnbp, *pfnlp;
        uint32_t rng_type = rangep->child_high & PCI_ADDR_MASK;

        switch (rng_type) {
            case PCI_ADDR_MEM32:
                pfnbp = &pec_p->pec_base32_pfn;
                pfnlp = &pec_p->pec_last32_pfn;
                break;

            case PCI_ADDR_MEM64:
                pfnbp = &pec_p->pec_base64_pfn;
                pfnlp = &pec_p->pec_last64_pfn;
                break;

            case PCI_ADDR_CONFIG:
            case PCI_ADDR_IO:
            default:
                continue;
        }
        rng_addr = (uint64_t)(rangep->parent_high &
                    px_ranges_phi_mask) << 32;
        rng_addr |= (uint64_t)rangep->parent_low;
        rng_size = (uint64_t)rangep->size_high << 32;
        rng_size |= (uint64_t)rangep->size_low;

        *pfnbp = mmu_btop(rng_addr);
        *pfnlp = mmu_btop(rng_addr + rng_size);
    }

    mutex_init(&pec_p->pec_pokefault_mutex, NULL, MUTEX_DRIVER,
        (void *)px_p->px_fm_ibc);

    return (DDI_SUCCESS);
}

void
px_pec_detach(px_t *px_p)
{
    dev_info_t *dip = px_p->px_dip;
    px_pec_t *pec_p = px_p->px_pec_p;

    /*
     * Free the pokefault mutex.
     */
    DBG(DBG_DETACH, dip, "px_pec_detach:\n");
    mutex_destroy(&pec_p->pec_pokefault_mutex);

    /*
     * Remove interrupt handlers to process correctable/fatal/non fatal
     * PCIE messages.
     */
    px_pec_msg_rem_intr(px_p);

    /*
     * Free the pec state structure.
     */
    kmem_free(pec_p, sizeof (px_pec_t));
    px_p->px_pec_p = NULL;
}

/*
 * pec_msg_add_intr:
 *
 * Add interrupt handlers to process correctable/fatal/non fatal
 * PCIE messages.
 */
static int
px_pec_msg_add_intr(px_t *px_p)
{
    dev_info_t      *dip = px_p->px_dip;
    px_pec_t        *pec_p = px_p->px_pec_p;
    ddi_intr_handle_impl_t  hdl;
    int         ret = DDI_SUCCESS;

    DBG(DBG_MSG, px_p->px_dip, "px_pec_msg_add_intr\n");

    /* Initialize handle */
    bzero(&hdl, sizeof (ddi_intr_handle_impl_t));
    hdl.ih_cb_func = (ddi_intr_handler_t *)px_err_fabric_intr;
    hdl.ih_ver = DDI_INTR_VERSION;
    hdl.ih_state = DDI_IHDL_STATE_ALLOC;
    hdl.ih_dip = dip;

    /* Add correctable error message handler */
    hdl.ih_pri = PX_ERR_LOW_PIL;

    if ((ret = px_add_msiq_intr(dip, dip, &hdl,
        MSG_REC, (msgcode_t)PCIE_CORR_MSG,
        &pec_p->pec_corr_msg_msiq_id)) != DDI_SUCCESS) {
        DBG(DBG_MSG, px_p->px_dip,
            "PCIE_CORR_MSG registration failed\n");
        return (DDI_FAILURE);
    }

    px_lib_msg_setmsiq(dip, PCIE_CORR_MSG, pec_p->pec_corr_msg_msiq_id);
    px_lib_msg_setvalid(dip, PCIE_CORR_MSG, PCIE_MSG_VALID);

    if ((ret = px_ib_update_intr_state(px_p, px_p->px_dip, hdl.ih_inum,
        px_msiqid_to_devino(px_p, pec_p->pec_corr_msg_msiq_id),
        PX_ERR_LOW_PIL, PX_INTR_STATE_ENABLE, MSG_REC,
        PCIE_CORR_MSG)) != DDI_SUCCESS) {
        DBG(DBG_MSG, px_p->px_dip,
            "PCIE_CORR_MSG update interrupt state failed\n");
        return (DDI_FAILURE);
    }

    /* Add non-fatal error message handler */
    hdl.ih_pri = PX_ERR_PIL;

    if ((ret = px_add_msiq_intr(dip, dip, &hdl,
        MSG_REC, (msgcode_t)PCIE_NONFATAL_MSG,
        &pec_p->pec_non_fatal_msg_msiq_id)) != DDI_SUCCESS) {
        DBG(DBG_MSG, px_p->px_dip,
            "PCIE_NONFATAL_MSG registration failed\n");
        return (DDI_FAILURE);
    }

    px_lib_msg_setmsiq(dip, PCIE_NONFATAL_MSG,
        pec_p->pec_non_fatal_msg_msiq_id);
    px_lib_msg_setvalid(dip, PCIE_NONFATAL_MSG, PCIE_MSG_VALID);

    if ((ret = px_ib_update_intr_state(px_p, px_p->px_dip, hdl.ih_inum,
        px_msiqid_to_devino(px_p, pec_p->pec_non_fatal_msg_msiq_id),
        PX_ERR_PIL, PX_INTR_STATE_ENABLE, MSG_REC,
        PCIE_NONFATAL_MSG)) != DDI_SUCCESS) {
        DBG(DBG_MSG, px_p->px_dip,
            "PCIE_NONFATAL_MSG update interrupt state failed\n");
        return (DDI_FAILURE);
    }

    /* Add fatal error message handler */
    hdl.ih_pri = PX_ERR_PIL;

    if ((ret = px_add_msiq_intr(dip, dip, &hdl,
        MSG_REC, (msgcode_t)PCIE_FATAL_MSG,
        &pec_p->pec_fatal_msg_msiq_id)) != DDI_SUCCESS) {
        DBG(DBG_MSG, px_p->px_dip,
            "PCIE_FATAL_MSG registration failed\n");
        return (DDI_FAILURE);
    }

    px_lib_msg_setmsiq(dip, PCIE_FATAL_MSG, pec_p->pec_fatal_msg_msiq_id);
    px_lib_msg_setvalid(dip, PCIE_FATAL_MSG, PCIE_MSG_VALID);

    if ((ret = px_ib_update_intr_state(px_p, px_p->px_dip, hdl.ih_inum,
        px_msiqid_to_devino(px_p, pec_p->pec_fatal_msg_msiq_id), PX_ERR_PIL,
        PX_INTR_STATE_ENABLE, MSG_REC, PCIE_FATAL_MSG)) != DDI_SUCCESS) {
        DBG(DBG_MSG, px_p->px_dip,
            "PCIE_FATAL_MSG update interrupt state failed\n");
        return (DDI_FAILURE);
    }

    return (ret);
}

/*
 * px_pec_msg_rem_intr:
 *
 * Remove interrupt handlers to process correctable/fatal/non fatal
 * PCIE messages. For now, all these PCIe messages are mapped to
 * same MSIQ.
 */
static void
px_pec_msg_rem_intr(px_t *px_p)
{
    dev_info_t      *dip = px_p->px_dip;
    px_pec_t        *pec_p = px_p->px_pec_p;
    ddi_intr_handle_impl_t  hdl;

    DBG(DBG_MSG, px_p->px_dip, "px_pec_msg_rem_intr: dip 0x%p\n", dip);

    /* Initialize handle */
    bzero(&hdl, sizeof (ddi_intr_handle_impl_t));
    hdl.ih_ver = DDI_INTR_VERSION;
    hdl.ih_state = DDI_IHDL_STATE_ALLOC;
    hdl.ih_dip = dip;

    /* Remove correctable error message handler */
    if (pec_p->pec_corr_msg_msiq_id >= 0) {
        px_lib_msg_setvalid(dip, PCIE_CORR_MSG, PCIE_MSG_INVALID);

        hdl.ih_pri = PX_ERR_LOW_PIL;
        (void) px_rem_msiq_intr(dip, dip, &hdl, MSG_REC,
            PCIE_CORR_MSG, pec_p->pec_corr_msg_msiq_id);

        (void) px_ib_update_intr_state(px_p, px_p->px_dip, hdl.ih_inum,
            px_msiqid_to_devino(px_p, pec_p->pec_corr_msg_msiq_id),
            PX_ERR_LOW_PIL, PX_INTR_STATE_DISABLE, MSG_REC,
            PCIE_CORR_MSG);

        pec_p->pec_corr_msg_msiq_id = (msiqid_t)-1;
    }

    /* Remove non-fatal error message handler */
    if (pec_p->pec_non_fatal_msg_msiq_id >= 0) {
        px_lib_msg_setvalid(dip, PCIE_NONFATAL_MSG,
            PCIE_MSG_INVALID);

        hdl.ih_pri = PX_ERR_PIL;
        (void) px_rem_msiq_intr(dip, dip, &hdl, MSG_REC,
            PCIE_NONFATAL_MSG, pec_p->pec_non_fatal_msg_msiq_id);

        (void) px_ib_update_intr_state(px_p, px_p->px_dip, hdl.ih_inum,
            px_msiqid_to_devino(px_p, pec_p->pec_non_fatal_msg_msiq_id),
            PX_ERR_PIL, PX_INTR_STATE_DISABLE, MSG_REC,
            PCIE_NONFATAL_MSG);

        pec_p->pec_non_fatal_msg_msiq_id = (msiqid_t)-1;
    }

    /* Remove fatal error message handler */
    if (pec_p->pec_fatal_msg_msiq_id >= 0) {
        px_lib_msg_setvalid(dip, PCIE_FATAL_MSG, PCIE_MSG_INVALID);

        hdl.ih_pri = PX_ERR_PIL;
        (void) px_rem_msiq_intr(dip, dip, &hdl, MSG_REC,
            PCIE_FATAL_MSG, pec_p->pec_fatal_msg_msiq_id);

        (void) px_ib_update_intr_state(px_p, px_p->px_dip, hdl.ih_inum,
            px_msiqid_to_devino(px_p, pec_p->pec_fatal_msg_msiq_id),
            PX_ERR_PIL, PX_INTR_STATE_DISABLE, MSG_REC, PCIE_FATAL_MSG);

        pec_p->pec_fatal_msg_msiq_id = (msiqid_t)-1;
    }
}