px_msiq.c revision b0fc0e77220f1fa4c933fd58a4e1dedcd650b0f1
d9ad96c1d1e6612641c338d86699f5700fca7217rg * CDDL HEADER START
d9ad96c1d1e6612641c338d86699f5700fca7217rg * The contents of this file are subject to the terms of the
48a344074403d73a2e38d76ad47299c16c89e0dcrmesta * Common Development and Distribution License (the "License").
48a344074403d73a2e38d76ad47299c16c89e0dcrmesta * You may not use this file except in compliance with the License.
d9ad96c1d1e6612641c338d86699f5700fca7217rg * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
d9ad96c1d1e6612641c338d86699f5700fca7217rg * See the License for the specific language governing permissions
d9ad96c1d1e6612641c338d86699f5700fca7217rg * and limitations under the License.
d9ad96c1d1e6612641c338d86699f5700fca7217rg * When distributing Covered Code, include this CDDL HEADER in each
d9ad96c1d1e6612641c338d86699f5700fca7217rg * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
d9ad96c1d1e6612641c338d86699f5700fca7217rg * If applicable, add the following below this CDDL HEADER, with the
d9ad96c1d1e6612641c338d86699f5700fca7217rg * fields enclosed by brackets "[]" replaced with your own identifying
d9ad96c1d1e6612641c338d86699f5700fca7217rg * information: Portions Copyright [yyyy] [name of copyright owner]
d9ad96c1d1e6612641c338d86699f5700fca7217rg * CDDL HEADER END
d9ad96c1d1e6612641c338d86699f5700fca7217rg * Copyright 2006 Sun Microsystems, Inc. All rights reserved.
7d12f3bc086bd094c3bf327e7bd04f94701e1c69maheshvs * Use is subject to license terms.
d9ad96c1d1e6612641c338d86699f5700fca7217rg#pragma ident "%Z%%M% %I% %E% SMI"
d9ad96c1d1e6612641c338d86699f5700fca7217rg * px_msiq_attach()
d9ad96c1d1e6612641c338d86699f5700fca7217rg px_msiq_state_t *msiq_state_p = &px_p->px_ib_p->ib_msiq_state;
d9ad96c1d1e6612641c338d86699f5700fca7217rg * Check for all MSIQ related properties and
d9ad96c1d1e6612641c338d86699f5700fca7217rg * save all information.
d9ad96c1d1e6612641c338d86699f5700fca7217rg * Avaialble MSIQs and its properties.
d9ad96c1d1e6612641c338d86699f5700fca7217rg * 10% of available MSIQs are reserved for the PCIe messages.
d9ad96c1d1e6612641c338d86699f5700fca7217rg * Around 90% of available MSIQs are reserved for the MSI/Xs.
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_msg_qcnt = howmany(msiq_state_p->msiq_cnt, 10);
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_1st_msi_qid = msiq_state_p->msiq_1st_msiq_id;
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_next_msi_qid = msiq_state_p->msiq_1st_msi_qid;
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_1st_msg_qid = msiq_state_p->msiq_1st_msiq_id +
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_next_msg_qid = msiq_state_p->msiq_1st_msg_qid;
d9ad96c1d1e6612641c338d86699f5700fca7217rg mutex_init(&msiq_state_p->msiq_mutex, NULL, MUTEX_DRIVER, NULL);
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_p = kmem_zalloc(msiq_state_p->msiq_cnt *
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_size = msiq_state_p->msiq_rec_cnt * sizeof (msiq_rec_t);
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_buf_p = kmem_zalloc(msiq_state_p->msiq_cnt *
d9ad96c1d1e6612641c338d86699f5700fca7217rg if ((ret = px_lib_msiq_init(px_p->px_dip)) != DDI_SUCCESS)
d9ad96c1d1e6612641c338d86699f5700fca7217rg * px_msiq_detach()
d9ad96c1d1e6612641c338d86699f5700fca7217rg px_msiq_state_t *msiq_state_p = &px_p->px_ib_p->ib_msiq_state;
d9ad96c1d1e6612641c338d86699f5700fca7217rg kmem_free(msiq_state_p->msiq_buf_p, msiq_state_p->msiq_cnt *
d9ad96c1d1e6612641c338d86699f5700fca7217rg bzero(&px_p->px_ib_p->ib_msiq_state, sizeof (px_msiq_state_t));
d9ad96c1d1e6612641c338d86699f5700fca7217rg * px_msiq_detach()
d9ad96c1d1e6612641c338d86699f5700fca7217rg px_msiq_state_t *msiq_state_p = &px_p->px_ib_p->ib_msiq_state;
d9ad96c1d1e6612641c338d86699f5700fca7217rg * px_msiq_alloc()
d9ad96c1d1e6612641c338d86699f5700fca7217rgpx_msiq_alloc(px_t *px_p, msiq_rec_type_t rec_type, msiqid_t *msiq_id_p)
d9ad96c1d1e6612641c338d86699f5700fca7217rg px_msiq_state_t *msiq_state_p = &px_p->px_ib_p->ib_msiq_state;
d9ad96c1d1e6612641c338d86699f5700fca7217rg /* Allocate MSIQs */
d9ad96c1d1e6612641c338d86699f5700fca7217rg for (i = first_msiq_id; i < (first_msiq_id + msiq_cnt); i++) {
d9ad96c1d1e6612641c338d86699f5700fca7217rg if (msiq_state_p->msiq_p[i].msiq_state == MSIQ_STATE_FREE) {
48a344074403d73a2e38d76ad47299c16c89e0dcrmesta * There are no free MSIQ.
48a344074403d73a2e38d76ad47299c16c89e0dcrmesta * Use next available MSIQ.
d9ad96c1d1e6612641c338d86699f5700fca7217rg * px_msiq_free()
d9ad96c1d1e6612641c338d86699f5700fca7217rg px_msiq_state_t *msiq_state_p = &px_p->px_ib_p->ib_msiq_state;
d9ad96c1d1e6612641c338d86699f5700fca7217rg DBG(DBG_MSIQ, px_p->px_dip, "px_msiq_free: msiq_id 0x%x", msiq_id);
48a344074403d73a2e38d76ad47299c16c89e0dcrmesta if ((msiq_id < msiq_state_p->msiq_1st_msiq_id) || (msiq_id >=
f3b585ce799a83688c5532c430f6133f098431c2samf (msiq_state_p->msiq_1st_msiq_id + msiq_state_p->msiq_cnt))) {
48a344074403d73a2e38d76ad47299c16c89e0dcrmesta if (--msiq_state_p->msiq_p[msiq_id].msiq_refcnt == 0)
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_p[msiq_id].msiq_state = MSIQ_STATE_FREE;
d9ad96c1d1e6612641c338d86699f5700fca7217rg * px_msiqid_to_devino()
d9ad96c1d1e6612641c338d86699f5700fca7217rg px_msiq_state_t *msiq_state_p = &px_p->px_ib_p->ib_msiq_state;
d9ad96c1d1e6612641c338d86699f5700fca7217rg * px_devino_to_msiqid()
f3b585ce799a83688c5532c430f6133f098431c2samf px_msiq_state_t *msiq_state_p = &px_p->px_ib_p->ib_msiq_state;
d9ad96c1d1e6612641c338d86699f5700fca7217rg * px_msiq_get_props()
d9ad96c1d1e6612641c338d86699f5700fca7217rgstatic void
d9ad96c1d1e6612641c338d86699f5700fca7217rg px_msiq_state_t *msiq_state_p = &px_p->px_ib_p->ib_msiq_state;
d9ad96c1d1e6612641c338d86699f5700fca7217rg int length = sizeof (int);
d9ad96c1d1e6612641c338d86699f5700fca7217rg /* #msi-eqs */
48a344074403d73a2e38d76ad47299c16c89e0dcrmesta msiq_state_p->msiq_cnt = ddi_getprop(DDI_DEV_T_ANY, px_p->px_dip,
d9ad96c1d1e6612641c338d86699f5700fca7217rg /* msi-eq-size */
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_rec_cnt = ddi_getprop(DDI_DEV_T_ANY, px_p->px_dip,
d9ad96c1d1e6612641c338d86699f5700fca7217rg DDI_PROP_DONTPASS, "msi-eq-size", PX_DEFAULT_MSIQ_REC_CNT);
d9ad96c1d1e6612641c338d86699f5700fca7217rg /* msi-eq-to-devino: msi-eq#, devino# fields */
d9ad96c1d1e6612641c338d86699f5700fca7217rg ret = ddi_prop_op(DDI_DEV_T_ANY, px_p->px_dip, PROP_LEN_AND_VAL_ALLOC,
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_1st_msiq_id = PX_DEFAULT_MSIQ_1ST_MSIQ_ID;
d9ad96c1d1e6612641c338d86699f5700fca7217rg msiq_state_p->msiq_1st_devino = PX_DEFAULT_MSIQ_1ST_DEVINO;
48a344074403d73a2e38d76ad47299c16c89e0dcrmesta DBG(DBG_MSIQ, px_p->px_dip, "obp: msiq_1st_msiq_id=%d\n",