ata_blacklist.c revision b9567a85b89c30c8d0194f662f7e1e7fa7ae7cdc
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * CDDL HEADER START
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * The contents of this file are subject to the terms of the
b9567a85b89c30c8d0194f662f7e1e7fa7ae7cdcap * Common Development and Distribution License (the "License").
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * You may not use this file except in compliance with the License.
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * See the License for the specific language governing permissions
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * and limitations under the License.
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * When distributing Covered Code, include this CDDL HEADER in each
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * If applicable, add the following below this CDDL HEADER, with the
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * fields enclosed by brackets "[]" replaced with your own identifying
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * information: Portions Copyright [yyyy] [name of copyright owner]
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * CDDL HEADER END
b9567a85b89c30c8d0194f662f7e1e7fa7ae7cdcap * Copyright 2007 Sun Microsystems, Inc. All rights reserved.
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * Use is subject to license terms.
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf#pragma ident "%Z%%M% %I% %E% SMI"
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * The Nat SEMI PC87415 doesn't handle data and status byte
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * synchornization correctly if an I/O error occurs that
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * stops the request before the last sector. I think it can
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * cause lockups. See section 7.4.5.3 of the PC87415 spec.
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * It's also rumored to be a "single fifo" type chip that can't
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * DMA on both channels correctly.
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * The CMD chip 0x646 does not support the use of interrupt bit
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * in the busmaster ide status register when PIO is used.
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * DMA is explicitly disabled for this legacy chip
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf { 0x1095, 0xffff, 0x0646, 0xffff, ATA_BL_BMSTATREG_PIO_BROKEN |
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * Ditto for Serverworks CSB5 and CSB6 chips, but we can
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * handle DMA. Also, when emulating OSB4 mode, the simplex
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * bit lies!
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf { 0x1166, 0xffff, 0x0212, 0xffff, ATA_BL_BMSTATREG_PIO_BROKEN|
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf { 0x1166, 0xffff, 0x0213, 0xffff, ATA_BL_BMSTATREG_PIO_BROKEN},
b9567a85b89c30c8d0194f662f7e1e7fa7ae7cdcap * On Intel ICH5/ICH5R (SATA controller), the simplex bit lies
b9567a85b89c30c8d0194f662f7e1e7fa7ae7cdcap * On Intel ICH6/ICH6R/ICH6-M (IDE and SATA controllers), the
b9567a85b89c30c8d0194f662f7e1e7fa7ae7cdcap * simplex bit lies
b9567a85b89c30c8d0194f662f7e1e7fa7ae7cdcap * On Intel ICH7 (IDE and SATA(Non-AHCI/Non-RAID, desktop and
b9567a85b89c30c8d0194f662f7e1e7fa7ae7cdcap * mobile)), the simplex bit lies
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf { 0, 0, 0, 0, 0 }
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf * add drives that have DMA or other problems to this list
507c32411f3f101e90ca2120f042b5ee698ba1d5mlf { "fubar",