sa2400reg.h revision a72f7ea693101cc48bafbb4db6bb437d828011c4
/*
* Copyright 2007 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
/*
* Copyright (c) 2005 David Young. All rights reserved.
*
* This code was written by David Young.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the author nor the names of any co-contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY David Young ``AS IS'' AND ANY
* EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
* THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL David
* Young BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
* TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
* OF SUCH DAMAGE.
*/
#pragma ident "%Z%%M% %I% %E% SMI"
#ifndef _SA2400REG_H_
#define _SA2400REG_H_
/*
* Serial bus format for Philips SA2400 Single-chip Transceiver.
*/
#define SA2400_TWI_DATA_MASK BITS(31, 8)
#define SA2400_TWI_WREN BIT(7) /* enable write */
#define SA2400_TWI_ADDR_MASK BITS(6, 0)
/*
* Registers for Philips SA2400 Single-chip Transceiver.
*/
#define SA2400_SYNA 0 /* Synthesizer Register A */
/*
* fractional modulus select,
* 0: /8 (default)
* 1: /5
*/
#define SA2400_SYNA_FM BIT(21)
/*
* fractional increment value,
* 0 to 7, default 4
*/
#define SA2400_SYNA_NF_MASK BITS(20, 18)
/*
* main divider division ratio,
* 512 to 65535, default 615
*/
#define SA2400_SYNA_N_MASK BITS(17, 2)
#define SA2400_SYNB 1 /* Synthesizer Register B */
/*
* reference divider ratio,
* 4 to 1023, default 11
*/
#define SA2400_SYNB_R_MASK BITS(21, 12)
#define SA2400_SYNB_L_MASK BITS(11, 10) /* lock detect mode */
#define SA2400_SYNB_L_INACTIVE0 LSHIFT(0, SA2400_SYNB_L_MASK)
#define SA2400_SYNB_L_INACTIVE1 LSHIFT(1, SA2400_SYNB_L_MASK)
#define SA2400_SYNB_L_NORMAL LSHIFT(2, SA2400_SYNB_L_MASK)
#define SA2400_SYNB_L_INACTIVE2 LSHIFT(3, SA2400_SYNB_L_MASK)
/*
* power on/off,
* 0: inverted chip mode control
* 1: as defined by chip mode (see SA2400_OPMODE)
*/
#define SA2400_SYNB_ON BIT(9)
#define SA2400_SYNB_ONE BIT(8) /* always 1 */
/*
* fractional compensation
* charge pump current DAC,
* 0 to 255, default 80.
*/
#define SA2400_SYNB_FC_MASK BITS(7, 0)
#define SA2400_SYNC 2 /* Synthesizer Register C */
#define SA2400_SYNC_CP_MASK BITS(7, 6) /* charge pump current setting */
#define SA2400_SYNC_CP_NORMAL_ LSHIFT(0, SA2400_SYNC_CP_MASK)
#define SA2400_SYNC_CP_THIRD_ LSHIFT(1, SA2400_SYNC_CP_MASK)
#define SA2400_SYNC_CP_NORMAL LSHIFT(2, SA2400_SYNC_CP_MASK) /* recommended */
#define SA2400_SYNC_CP_THIRD LSHIFT(3, SA2400_SYNC_CP_MASK)
/*
* comparison divider select,
* 0 to 4, extra division
* ratio is 2**SM.
*/
#define SA2400_SYNC_SM_MASK BITS(5, 3)
#define SA2400_SYNC_ZERO BIT(2) /* always 0 */
#define SA2400_SYND 3 /* Synthesizer Register D */
#define SA2400_SYND_ZERO1_MASK BITS(21, 17) /* always 0 */
/*
* T[phpsu], 1: disable
* PHP speedup pump,
* overrides SA2400_SYND_TSPU
*/
#define SA2400_SYND_TPHPSU BIT(16)
/*
* T[spu], 1: speedup on,
* 0: speedup off
*/
#define SA2400_SYND_TPSU BIT(15)
#define SA2400_SYND_ZERO2_MASK BITS(14, 3) /* always 0 */
/*
* Operating mode, filter tuner,
* other controls
*/
#define SA2400_OPMODE 4
/*
* 1: in Rx mode, RSSI-ADC always on
* 0: RSSI-ADC only on during AGC
*/
#define SA2400_OPMODE_ADC BIT(19)
/*
* read-only filter tuner error:
* 1 if tuner out of range
*/
#define SA2400_OPMODE_FTERR BIT(18)
/*
* Rx & Tx filter tuning, write tuning value (test mode only) or
* read tuner setting (in normal mode).
*/
#define SA2400_OPMODE_FILTTUNE_MASK BITS(17, 15)
/*
* external reference voltage
* (pad v2p5) on
*/
#define SA2400_OPMODE_V2P5 BIT(14)
#define SA2400_OPMODE_I1M BIT(13) /* external reference current ... */
#define SA2400_OPMODE_I0P3 BIT(12) /* external reference current ... */
/*
* xtal input frequency,
* 0: 44 MHz
* 1: 22 MHz
*/
#define SA2400_OPMODE_IN22 BIT(10)
#define SA2400_OPMODE_CLK BIT(9) /* reference clock output on */
#define SA2400_OPMODE_XO BIT(8) /* xtal oscillator on */
#define SA2400_OPMODE_DIGIN BIT(7) /* use digital Tx inputs (FIRDAC) */
/*
* Rx output common mode voltage,
* 0: V[DD]/2
* 1: 1.25V
*/
#define SA2400_OPMODE_RXLV BIT(6)
/*
* make internal vco
* available at vco pads (vcoextout)
*/
#define SA2400_OPMODE_VEO BIT(5)
#define SA2400_OPMODE_VEI BIT(4) /* use external vco input (vcoextin) */
/* main operating mode */
#define SA2400_OPMODE_MODE_MASK BITS(3, 0)
#define SA2400_OPMODE_MODE_SLEEP LSHIFT(0, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_TXRX LSHIFT(1, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_WAIT LSHIFT(2, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_RXMGC LSHIFT(3, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_FCALIB LSHIFT(4, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_DCALIB LSHIFT(5, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_FASTTXRXMGC LSHIFT(6, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_RESET LSHIFT(7, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_VCOCALIB LSHIFT(8, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_DEFAULTS \
(SA2400_OPMODE_XO | SA2400_OPMODE_RXLV | SA2400_OPMODE_CLK | \
SA2400_OPMODE_I0P3 | LSHIFT(3, SA2400_OPMODE_FILTTUNE_MASK))
#define SA2400_AGC 5 /* AGC adjustment */
/*
* fine-tune AGC target:
* -7dB to 7dB, sign bit ...
*/
#define SA2400_AGC_TARGETSIGN BIT(23)
#define SA2400_AGC_TARGET_MASK BITS(22, 20) /* ... plus 0dB - 7dB */
/*
* maximum AGC gain, 0 to 31, (yields 54dB to 85dB)
*/
#define SA2400_AGC_MAXGAIN_MASK BITS(19, 15)
/*
* write: settling time after baseband gain switching, units of
* 182 nanoseconds.
* read: output of RSSI/Tx-peak detector's ADC in 5-bit Gray code.
*/
#define SA2400_AGC_BBPDELAY_MASK BITS(14, 10)
#define SA2400_AGC_ADCVAL_MASK SA2400_AGC_BBPDELAY_MASK
/*
* write: settling time after LNA gain switching, units of
* 182 nanoseconds
* read: 2nd sample of RSSI in AGC cycle
*/
#define SA2400_AGC_LNADELAY_MASK BITS(9, 5)
#define SA2400_AGC_SAMPLE2_MASK SA2400_AGC_LNADELAY_MASK
/*
* write: time between turning on Rx and AGCSET, units of
* 182 nanoseconds
* read: 1st sample of RSSI in AGC cycle
*/
#define SA2400_AGC_RXONDELAY_MASK BITS(4, 0)
#define SA2400_AGC_SAMPLE1_MASK SA2400_AGC_RXONDELAY_MASK
#define SA2400_MANRX 6 /* Manual receiver control settings */
/*
* 1: AGC w/ high S/N---switch LNA at
* step 52 (recommended)
* 0: switch LNA at step 60
*/
#define SA2400_MANRX_AHSN BIT(23)
/*
* If _RXOSQON, Q offset is
* (_RXOSQSIGN ? -1 : 1) * (1 + _RXOSQ_MASK) * 8 millivolts,
* otherwise, Q offset is 0.
*
* Ditto I offset.
*/
#define SA2400_MANRX_RXOSQON BIT(22) /* Rx Q-channel correction. */
#define SA2400_MANRX_RXOSQSIGN BIT(21)
#define SA2400_MANRX_RXOSQ_MASK BITS(20, 18)
#define SA2400_MANRX_RXOSION BIT(17) /* Rx I-channel correction. */
#define SA2400_MANRX_RXOSISIGN BIT(16)
#define SA2400_MANRX_RXOSI_MASK BITS(15, 13)
/*
* use 10MHz offset cancellation cornerpoint for brief period
* after each gain change
*/
#define SA2400_MANRX_TEN BIT(12)
/*
* DC offset cancellation cornerpoint select
* write: in RXMGC, set the cornerpoint
* read: in other modes, read AGC-controlled cornerpoint
*/
#define SA2400_MANRX_CORNERFREQ_MASK BITS(11, 10)
/*
* write: in RXMGC mode, sets receiver gain
* read: in other modes, read AGC-controlled gain
*/
#define SA2400_MANRX_RXGAIN_MASK BITS(9, 0)
#define SA2400_TX 7 /* Transmitter settings */
/*
* Tx offsets
* write: in test mode, sets the offsets
* read: in normal mode, returns automatic settings
*/
#define SA2400_TX_TXOSQON BIT(19)
#define SA2400_TX_TXOSQSIGN BIT(18)
#define SA2400_TX_TXOSQ_MASK BITS(17, 15)
#define SA2400_TX_TXOSION BIT(14)
#define SA2400_TX_TXOSISIGN BIT(13)
#define SA2400_TX_TXOSI_MASK BITS(12, 10)
/*
* Ramp-up delay,
* 0: 1us
* 1: 2us
* 2: 3us
* 3: 4us
* datasheet says, "ramp-up
* time always 1us". huh?
*/
#define SA2400_TX_RAMP_MASK BITS(9, 8)
/*
* Transmitter gain settings
* for TXHI output
*/
#define SA2400_TX_HIGAIN_MASK BITS(7, 4)
/*
* Transmitter gain settings
* for TXLO output
*/
#define SA2400_TX_LOGAIN_MASK BITS(3, 0)
#define SA2400_VCO 8 /* VCO settings */
#define SA2400_VCO_ZERO BITS(6, 5) /* always zero */
/*
* VCO calibration error flag---no
* band with low enough frequency
* could be found
*/
#define SA2400_VCO_VCERR BIT(4)
/*
* VCO band,
* write: in test mode, sets
* VCO band
* read: in normal mode,
* the result of
* calibration (VCOCAL).
* 0 = highest
* frequencies
*/
#define SA2400_VCO_VCOBAND_MASK BITS(3, 0)
#endif /* _SA2400REG_H_ */