/******************************************************************************
Copyright (c) 2001-2015, Intel Corporation
All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
1. Redistributions of source code must retain the above copyright notice,
this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in the
3. Neither the name of the Intel Corporation nor the names of its
contributors may be used to endorse or promote products derived from
this software without specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.
******************************************************************************/
/*$FreeBSD$*/
#ifndef _IXGBE_DCB_H_
#define _IXGBE_DCB_H_
#include "ixgbe_type.h"
/* DCB defines */
/* DCB credit calculation defines */
/* 513 for 32KB TSO packet */
#define IXGBE_DCB_MIN_TSO_CREDIT \
/* DCB configuration defines */
#define IXGBE_DCB_TX_CONFIG 0
/* DCB capability defines */
struct ixgbe_dcb_support {
/* Each bit represents a number of TCs configurable in the hw.
* If 8 traffic classes can be configured, the value is 0x80. */
};
enum ixgbe_dcb_tsa {
ixgbe_dcb_tsa_ets = 0,
};
/* Traffic class bandwidth allocation per direction */
struct ixgbe_dcb_tc_path {
* in 64B granularity.*/
};
enum ixgbe_dcb_pfc {
};
/* Traffic class configuration */
struct ixgbe_dcb_tc_config {
};
enum ixgbe_dcb_pba {
/* PBA[0-7] each use 64KB FIFO */
/* PBA[0-3] each use 80KB, PBA[4-7] each use 48KB */
};
struct ixgbe_dcb_num_tcs {
};
struct ixgbe_dcb_config {
bool pfc_mode_enable;
bool round_robin_enable;
bool vt_mode;
};
/* DCB driver APIs */
/* DCB rule checking */
/* DCB credits calculation */
/* DCB PFC */
/* DCB stats */
/* DCB config arbiters */
struct ixgbe_dcb_config *);
struct ixgbe_dcb_config *);
struct ixgbe_dcb_config *);
/* DCB unpack routines */
/* DCB initialization */
#endif /* _IXGBE_DCB_H_ */