audio810.c revision 68c47f65208790c466e5e484f2293d3baed71c6a
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * CDDL HEADER START
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * The contents of this file are subject to the terms of the
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Common Development and Distribution License (the "License").
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * You may not use this file except in compliance with the License.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * or http://www.opensolaris.org/os/licensing.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * See the License for the specific language governing permissions
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * and limitations under the License.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * When distributing Covered Code, include this CDDL HEADER in each
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * If applicable, add the following below this CDDL HEADER, with the
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * fields enclosed by brackets "[]" replaced with your own identifying
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * information: Portions Copyright [yyyy] [name of copyright owner]
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * CDDL HEADER END
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Copyright 2010 Sun Microsystems, Inc. All rights reserved.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Use is subject to license terms.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810 Audio Driver
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * The driver is primarily targeted at providing audio support for the
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Intel ICHx family of AC'97 controllers and compatible parts (such
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * as those from nVidia and AMD.)
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * These audio parts have independent channels for PCM in, PCM out,
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * mic in, and sometimes modem in, and modem out. The AC'97
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * controller is a PCI bus master with scatter/gather support. Each
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * channel has a DMA engine. Currently, we use only the PCM in and PCM
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * out channels. Each DMA engine uses one buffer descriptor list. And
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * the buffer descriptor list is an array of up to 32 entries, each of
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * which describes a data buffer. Each entry contains a pointer to a
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * data buffer, control bits, and the length of the buffer being
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * pointed to, where the length is expressed as the number of
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * samples. This, combined with the 16-bit sample size, gives the
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * actual physical length of the buffer.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * A workaround for the AD1980 and AD1985 codec:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Most vendors connect the surr-out of the codecs to the line-out jack.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * So far we haven't found which vendors don't do that. So we assume that
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * all vendors swap the surr-out and the line-out outputs. So we need swap
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * the two outputs. But we still internally process the
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * "ad198x-swap-output" property. If someday some vendors do not swap the
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * outputs, we would set "ad198x-swap-output = 0" in the
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * /kernel/drv/audio810.conf file, and unload and reload the audio810
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * driver (or reboot).
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This driver depends on the drv/audio and misc/ac97
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * modules being loaded first.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * The audio framework guarantees that our entry points are exclusive
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * with suspend and resume. This includes data flow and control entry
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * points alike.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * The audio framework guarantees that only one control is being
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * accessed on any given audio device at a time.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * The audio framework guarantees that entry points are themselves
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * serialized for a given engine.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * We have no interrupt routine or other internal asynchronous routines.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Our device uses completely separate registers for each engine,
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * except for the start/stop registers, which are implemented in a
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * manner that allows for them to be accessed concurrently safely from
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * different threads.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Hence, it turns out that we simply don't need any locking in this
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Module linkage routines for the kernel
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_ddi_attach(dev_info_t *, ddi_attach_cmd_t);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_ddi_detach(dev_info_t *, ddi_detach_cmd_t);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_ddi_quiesce(dev_info_t *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Entry point routine prototypes
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amorestatic int audio810_open(void *, int, unsigned *, caddr_t *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic void audio810_close(void *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_start(void *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic void audio810_stop(void *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_format(void *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_channels(void *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_rate(void *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic void audio810_sync(void *, unsigned);
f9ead4a57883f3ef04ef20d83cc47987d98c0687Garrett D'Amorestatic unsigned audio810_playahead(void *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic audio_engine_ops_t audio810_engine_ops = {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Local Routine Prototypes
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_alloc_port(audio810_state_t *, int, uint8_t);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_codec_sync(audio810_state_t *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic void audio810_write_ac97(void *, uint8_t, uint16_t);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic uint16_t audio810_read_ac97(void *, uint8_t);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_map_regs(dev_info_t *, audio810_state_t *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic void audio810_unmap_regs(audio810_state_t *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic void audio810_stop_dma(audio810_state_t *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic int audio810_chip_init(audio810_state_t *);
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amorestatic void audio810_set_channels(audio810_state_t *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic void audio810_destroy(audio810_state_t *);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Global variables, but used only by this file.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI Structures
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore/* Device operations structure */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0, /* devo_refcnt */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore/* Linkage structure for loadable drivers */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore/* Module linkage structure */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic struct modlinkage audio810_modlinkage = {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * device access attributes for register mapping
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic struct ddi_device_acc_attr dev_attr = {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic struct ddi_device_acc_attr buf_attr = {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DMA attributes of buffer descriptor list
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0, /* addr_lo */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 8, /* align, BDL must be aligned on a 8-byte boundary */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 8, /* minxfer, set to the size of a BDlist entry */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0x00000fff, /* seg, set to the RAM pagesize of intel platform */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 1, /* sgllen, there's no scatter-gather list */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 8, /* granular, set to the value of minxfer */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0 /* flags, use virtual address */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DMA attributes of buffers to be used to receive/send audio data
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amorestatic ddi_dma_attr_t sample_buf_dma_attr = {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0, /* addr_lo */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 4, /* align, data buffer is aligned on a 4-byte boundary */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 4, /* minxfer, set to the size of a sample data */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 4, /* granular, set to the value of minxfer */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0, /* flags, use virtual address */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Driver initialization, called when driver is first loaded.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This is how access is initially given to all the static structures.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * mod_install() status, see mod_install(9f)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_init_ops(&audio810_dev_ops, I810_NAME);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((error = mod_install(&audio810_modlinkage)) != 0) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Module de-initialization, called when the driver is to be unloaded.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * mod_remove() status, see mod_remove(9f)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((error = mod_remove(&audio810_modlinkage)) != 0) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* clean up ops */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Module information, returns information about the driver.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * modinfo *modinfop Pointer to the opaque modinfo structure
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * mod_info() status, see mod_info(9f)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore return (mod_info(&audio810_modlinkage, modinfop));
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore/* ******************* Driver Entry Points ********************************* */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_ddi_attach()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Implements the DDI attach(9e) entry point.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * dev_info_t *dip Pointer to the device's dev_info struct
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * ddi_attach_cmd_t cmd Attach command
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS The driver was initialized properly
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_FAILURE The driver couldn't be initialized properly
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amoreaudio810_ddi_attach(dev_info_t *dip, ddi_attach_cmd_t cmd)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_ddi_detach()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Implements the detach(9e) entry point.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * dev_info_t *dip Pointer to the device's dev_info struct
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * ddi_detach_cmd_t cmd Detach command
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS The driver was detached
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_FAILURE The driver couldn't be detached
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amoreaudio810_ddi_detach(dev_info_t *dip, ddi_detach_cmd_t cmd)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_ddi_quiesce()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Implements the quiesce(9e) entry point.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * dev_info_t *dip Pointer to the device's dev_info struct
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS The driver was quiesced
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_FAILURE The driver couldn't be quiesced
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((statep = ddi_get_driver_private(dip)) == NULL)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_open()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Opens a DMA engine for use.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to set up
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * int flag Open flags
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * unsigned *nframes Receives total number of frames
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * caddr_t *bufp Receives kernel data buffer
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0 on success
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * errno on failure
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amoreaudio810_open(void *arg, int flag, unsigned *nframes, caddr_t *bufp)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_close()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Closes an audio DMA engine that was previously opened. Since
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * nobody is using it, we take this opportunity to possibly power
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * down the entire device.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to shut down
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_stop()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This is called by the framework to stop a port that is
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * transferring data.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to stop
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore cr = I810_BM_GET8(port->regoff + I810_OFFSET_CR);
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore I810_BM_PUT8(port->regoff + I810_OFFSET_CR, cr);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_start()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This is called by the framework to start a port transferring data.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to start
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0 on success (never fails, errno if it did)
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* program multiple channel settings */
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * SiS 7012 has special unmute bit.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore I810_BM_PUT8(I810_REG_SISCTL, I810_SISCTL_UNMUTE);
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Perform full reset of the engine, but leave it turned off.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore I810_BM_PUT8(regoff + I810_OFFSET_CR, I810_BM_CR_RST);
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* program the offset of the BD list */
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore I810_BM_PUT32(regoff + I810_OFFSET_BD_BASE, port->bdl_paddr);
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* we set the last index to the full count -- all buffers are valid */
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore I810_BM_PUT8(regoff + I810_OFFSET_LVI, I810_BD_NUMS - 1);
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore (void) I810_BM_GET8(regoff + I810_OFFSET_CR);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_format()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This is called by the framework to query the format of the device.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to query
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Format of the device (fixed at AUDIO_FORMAT_S16_LE)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_channels()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This is called by the framework to query the num channels of
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * the device.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to query
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0 number of channels for device
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_rate()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This is called by the framework to query the rate of the device.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to query
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Rate of device (fixed at 48000 Hz)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore return (48000);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_count()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This is called by the framework to get the engine's frame counter
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to query
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * frame count for current engine
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Read the position counters. We also take this opportunity
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * to update the last valid index to the one just previous to
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * the one we're working on (so we'll fully loop.)
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore civ = I810_BM_GET8(regoff + I810_OFFSET_CIV);
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore I810_BM_PUT8(port->regoff + I810_OFFSET_LVI, (civ - 1) % I810_BD_NUMS);
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* SiS counts in bytes, all others in words. */
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* counter is reversed */
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore val = (port->samp_size - port->offset) + offset;
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_sync()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This is called by the framework to synchronize DMA caches.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to sync
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore (void) ddi_dma_sync(port->samp_dmah, 0, 0, port->sync_dir);
f9ead4a57883f3ef04ef20d83cc47987d98c0687Garrett D'Amore * audio810_playahead()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
f9ead4a57883f3ef04ef20d83cc47987d98c0687Garrett D'Amore * This is called by the framework to determine how much data it
f9ead4a57883f3ef04ef20d83cc47987d98c0687Garrett D'Amore * should queue up. We desire a deeper playahead than most to
f9ead4a57883f3ef04ef20d83cc47987d98c0687Garrett D'Amore * allow for virtualized devices which have less "regular"
f9ead4a57883f3ef04ef20d83cc47987d98c0687Garrett D'Amore * interrupt scheduling.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The DMA engine to query
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Play ahead in frames.
f9ead4a57883f3ef04ef20d83cc47987d98c0687Garrett D'Amorestatic unsigned
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* Older ICH is likely to be emulated, deeper (40 ms) playahead */
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore return (statep->quirk == QUIRK_OLDICH ? 1920 : 0);
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore/* *********************** Local Routines *************************** */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_attach()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Attach an instance of the audio810 driver. This routine does the
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * device dependent attach tasks, and registers with the audio framework.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * dev_info_t *dip Pointer to the device's dev_info struct
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * ddi_attach_cmd_t cmd Attach command
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS The driver was initialized properly
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_FAILURE The driver couldn't be initialized properly
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* allocate the soft state structure */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore statep = kmem_zalloc(sizeof (*statep), KM_SLEEP);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((adev = audio_dev_alloc(dip, 0)) == NULL) {
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore cmn_err(CE_WARN, "!%s%d: unable to allocate audio dev",
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore ddi_driver_name(dip), ddi_get_instance(dip));
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* map in the registers, allocate DMA buffers, etc. */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if (audio810_map_regs(dip, statep) != DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "couldn't map registers");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* set PCI command register */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if (pci_config_setup(dip, &pcih) != DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "pci conf mapping failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore cmdreg = pci_config_get16(pcih, PCI_CONF_COMM);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore cmdreg | PCI_COMM_IO | PCI_COMM_MAE | PCI_COMM_ME);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore devid = pci_config_get16(pcih, PCI_CONF_VENID);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore devid |= pci_config_get16(pcih, PCI_CONF_DEVID);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x80862415:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x80862425:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x80867195:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x80862445:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x80862485:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x808624C5:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x808624D5:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x8086266E:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x808627DE:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x808625A6:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x80862698:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x10397012:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x10de00ea:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x10de0059:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x10de008a:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x10de026b:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x1022746d:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore case 0x10227445:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* set device information */
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore /* initialize audio controller and AC97 codec */
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore if (audio810_chip_init(statep) != DDI_SUCCESS) {
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore audio_dev_warn(adev, "failed to init chip");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* allocate ac97 handle */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore statep->ac97 = ac97_alloc(dip, audio810_read_ac97, audio810_write_ac97,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "failed to allocate ac97 handle");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* initialize the AC'97 part */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if (ac97_init(statep->ac97, adev) != DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "ac'97 initialization failed");
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore * Override "max-channels" property to prevent configuration
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore * of 4 or 6 (or possibly even 8!) channel audio. The default
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore * is to support as many channels as the hardware can do.
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore * (Hmmm... perhaps this should be driven in the common
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore * framework. The framework could even offer simplistic upmix
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore * and downmix for various standard configs.)
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore maxch = ddi_prop_get_int(DDI_DEV_T_ANY, dip, DDI_PROP_DONTPASS,
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore "max-channels", ac97_num_channels(statep->ac97));
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore /* allocate port structures */
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore if ((audio810_alloc_port(statep, I810_PCM_OUT, statep->maxch) !=
0e7a77f3bec009d2e19415527920cc1c105cd24fGarrett D'Amore (audio810_alloc_port(statep, I810_PCM_IN, 2) != DDI_SUCCESS)) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if (audio_dev_register(adev) != DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "unable to register with framework");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_resume()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Resume operation of the device after sleeping or hibernating.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Note that this should never fail, even if hardware goes wonky,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * because the current PM framework will panic if it does.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * dev_info_t *dip Pointer to the device's dev_info struct
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS The driver was resumed.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* this should always be valid */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* Restore the audio810 chip's state */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if (audio810_chip_init(statep) != DDI_SUCCESS) {
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Note that PM gurus say we should return success
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * here. Failure of audio shouldn't be considered
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * FATAL to the system.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * It turns out that the only way that the
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * audio810_chip_init fails is that the codec won't
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * re-initialize. Audio streams may or may not make
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * progress; setting changes may or may not have the
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * desired effect. What we'd really to do at this
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * point is use FMA to offline the part. In the
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * meantime, we just muddle on logging the error.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Note that returning from this routine without
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * allowing the audio_dev_resume() to take place can
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * have bad effects, as the framework does not know
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * what to do in the event of a failure of this
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * nature. (It may be unsafe to call ENG_CLOSE(), for
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore audio_dev_warn(adev, "failure to resume codec");
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* Reset the AC'97 codec. */
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* And let the framework know we're ready for business again. */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_detach()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Detach an instance of the audio810 driver.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * dev_info_t *dip Pointer to the device's dev_info struct
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS The driver was detached
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_FAILURE The driver couldn't be detached
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* don't detach us if we are still in use */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if (audio_dev_unregister(statep->adev) != DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_suspend()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Suspend an instance of the audio810 driver, in preparation for
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * sleep or hibernation.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * dev_info_t *dip Pointer to the device's dev_info struct
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS The driver was suspended
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* stop DMA engines - should be redundant (paranoia) */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_alloc_port()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This routine allocates the DMA handles and the memory for the
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DMA engines to use. It also configures the BDL lists properly
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * dev_info_t *dip Pointer to the device's devinfo
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS Registers successfully mapped
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_FAILURE Registers not successfully mapped
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amoreaudio810_alloc_port(audio810_state_t *statep, int num, uint8_t nchan)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore port = kmem_zalloc(sizeof (*port), KM_SLEEP);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "bad port number (%d)!", num);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * SiS 7012 swaps status and picb registers.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore port->stsoff = port->regoff + I810_OFFSET_PICB;
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore port->picboff = port->regoff + I810_OFFSET_SR;
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore port->stsoff = port->regoff + I810_OFFSET_SR;
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore port->picboff = port->regoff + I810_OFFSET_PICB;
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * We use one big sample area. The sample area must be larger
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * than about 1.5 framework fragment sizes. (Currently 480 *
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * 1.5 = 720 frames.) This is necessary to ensure that we
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * don't have to involve an interrupt service routine on our
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * own, to keep the last valid index updated reasonably.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore port->samp_size = port->samp_frames * port->nchan * sizeof (int16_t);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* allocate dma handle */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore rc = ddi_dma_alloc_handle(dip, &sample_buf_dma_attr, DDI_DMA_SLEEP,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "ddi_dma_alloc_handle failed: %d", rc);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* allocate DMA buffer */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore rc = ddi_dma_mem_alloc(port->samp_dmah, port->samp_size, &buf_attr,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore DDI_DMA_CONSISTENT, DDI_DMA_SLEEP, NULL, &port->samp_kaddr,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "dma_mem_alloc (%d) failed: %d",
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* bind DMA buffer */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore rc = ddi_dma_addr_bind_handle(port->samp_dmah, NULL,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore port->samp_kaddr, port->samp_size, dir|DDI_DMA_CONSISTENT,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((rc != DDI_DMA_MAPPED) || (count != 1)) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * now, from here we allocate DMA memory for buffer descriptor list.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * we allocate adjacent DMA memory for all DMA engines.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore rc = ddi_dma_alloc_handle(dip, &bdlist_dma_attr, DDI_DMA_SLEEP,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "ddi_dma_alloc_handle(bdlist) failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * we allocate all buffer descriptors lists in continuous dma memory.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore port->bdl_size = sizeof (i810_bd_entry_t) * I810_BD_NUMS;
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore rc = ddi_dma_mem_alloc(port->bdl_dmah, port->bdl_size,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore &dev_attr, DDI_DMA_CONSISTENT, DDI_DMA_SLEEP, NULL,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore &port->bdl_kaddr, &port->bdl_size, &port->bdl_acch);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "ddi_dma_mem_alloc(bdlist) failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore rc = ddi_dma_addr_bind_handle(port->bdl_dmah, NULL, port->bdl_kaddr,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore port->bdl_size, DDI_DMA_WRITE|DDI_DMA_CONSISTENT, DDI_DMA_SLEEP,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((rc != DDI_DMA_MAPPED) || (count != 1)) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "addr_bind_handle failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Wire up the BD list.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore for (int i = 0; i < I810_BD_NUMS; i++) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* set base address of buffer */
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore ddi_put32(port->bdl_acch, &bdentry->buf_base,
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore /* SiS 7012 counts in bytes, all others in words */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore ddi_put16(port->bdl_acch, &bdentry->buf_len,
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore statep->quirk == QUIRK_SIS7012 ? port->samp_size :
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore ddi_put16(port->bdl_acch, &bdentry->buf_cmd, BUF_CMD_BUP);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore (void) ddi_dma_sync(port->bdl_dmah, 0, 0, DDI_DMA_SYNC_FORDEV);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore port->engine = audio_engine_alloc(&audio810_engine_ops, caps);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(adev, "audio_engine_alloc failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_engine_set_private(port->engine, port);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_free_port()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This routine unbinds the DMA cookies, frees the DMA buffers,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * deallocates the DMA handles.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_port_t *port The port structure for a DMA engine.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_remove_engine(port->statep->adev, port->engine);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore (void) ddi_dma_unbind_handle(port->bdl_dmah);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore (void) ddi_dma_unbind_handle(port->samp_dmah);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_map_regs()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * The registers are mapped in.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * dev_info_t *dip Pointer to the device's devinfo
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS Registers successfully mapped
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_FAILURE Registers not successfully mapped
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amoreaudio810_map_regs(dev_info_t *dip, audio810_state_t *statep)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* check the "reg" property to get the length of memory-mapped I/O */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if (ddi_prop_lookup_int_array(DDI_DEV_T_ANY, dip, DDI_PROP_DONTPASS,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore "reg", (int **)®s_list, &nregs) != DDI_PROP_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(statep->adev, "inquire regs property failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Some hardwares, such as Intel ICH0/ICH and AMD 8111, use PCI 0x10
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * and 0x14 BAR separately for native audio mixer BAR and native bus
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * mastering BAR. More advanced hardwares, such as Intel ICH4 and ICH5,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * support PCI memory BAR, via PCI 0x18 and 0x1C BAR, that allows for
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * higher performance access to the controller register. All features
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * can be accessed via this BAR making the I/O BAR (PCI 0x10 and 0x14
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * BAR) capabilities obsolete. However, these controller maintain the
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * I/O BAR capability to allow for the reuse of legacy code maintaining
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * backward compatibility. The I/O BAR is disabled unless system BIOS
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * enables the simultaneous backward compatible capability on the 0x41
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * When I/O BAR is enabled, the value of "reg" property should be like
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * phys_hi phys_mid phys_lo size_hi size_lo
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * --------------------------------------------------------
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0000fd00 00000000 00000000 00000000 00000000
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0100fd10 00000000 00000000 00000000 00000100
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0100fd14 00000000 00000000 00000000 00000040
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0200fd18 00000000 00000000 00000000 00000200
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0200fd1c 00000000 00000000 00000000 00000100
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * When I/O BAR is disabled, the "reg" property of the device node does
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * not consist of the description for the I/O BAR. The following example
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * illustrates the vaule of "reg" property,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * phys_hi phys_mid phys_lo size_hi size_lo
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * --------------------------------------------------------
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0000fd00 00000000 00000000 00000000 00000000
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0200fd18 00000000 00000000 00000000 00000200
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 0200fd1c 00000000 00000000 00000000 00000100
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * If the hardware has memory-mapped I/O access, first try to use
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * this facility, otherwise we will try I/O access.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore for (i = 1; i < nregs/I810_INTS_PER_REG_PROP; i++) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore switch (regs_list[I810_INTS_PER_REG_PROP * i] & 0x000000ff) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore default: /* we don't care others */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* map audio mixer registers */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((ddi_regs_map_setup(dip, pciBar3, &statep->am_regs_base, 0,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0, &dev_attr, &statep->am_regs_handle)) != DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore "memory am mapping failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* map bus master register */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((ddi_regs_map_setup(dip, pciBar4, &statep->bm_regs_base, 0,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0, &dev_attr, &statep->bm_regs_handle)) != DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore "memory bm mapping failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore } else if ((pciBar1 != 0) && (pciBar2 != 0)) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* map audio mixer registers */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((ddi_regs_map_setup(dip, pciBar1, &statep->am_regs_base, 0,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0, &dev_attr, &statep->am_regs_handle)) != DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(statep->adev, "I/O am mapping failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* map bus master register */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if ((ddi_regs_map_setup(dip, pciBar2, &statep->bm_regs_base, 0,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore 0, &dev_attr, &statep->bm_regs_handle)) != DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(statep->adev, "I/O bm mapping failed");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(statep->adev, "map_regs() pci BAR error");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_unmap_regs()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This routine unmaps control registers.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_state_t *state The device's state structure
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amoreaudio810_unmap_regs(audio810_state_t *statep)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_chip_init()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * This routine initializes the audio controller.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_state_t *state The device's state structure
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS The hardware was initialized properly
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_FAILURE The hardware couldn't be initialized properly
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Clear the channels bits for now. We'll set them later in
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * reset port.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore gcr &= ~(I810_GCR_ACLINK_OFF | I810_GCR_SIS_CHANNELS_MASK);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore gcr &= ~(I810_GCR_ACLINK_OFF | I810_GCR_CHANNELS_MASK);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Datasheet(ICH5, document number of Intel: 252751-001):
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * 3.6.5.5(page 37)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * if reset bit(bit1) is "0", driver must set it
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * to "1" to de-assert the AC_RESET# signal in AC
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * link, thus completing a cold reset. But if the
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * bit is "1", then a warm reset is required.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* according AC'97 spec, wait for codec reset */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* codec reset failed */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(statep->adev, "Failed to reset codec");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Wait for codec ready. The hardware can provide the state of
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * codec ready bit on SDATA_IN[0], SDATA_IN[1] or SDATA_IN[2]
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore I810_GSR_PRI_READY | I810_GSR_SEC_READY | I810_GSR_TRI_READY;
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore audio_dev_warn(statep->adev, "No codec ready signal received");
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * put the audio controller into quiet state, everything off
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * audio810_set_channels()
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Description:
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * This routine initializes the multichannel configuration.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * audio810_state_t *state The device's state structure
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amoreaudio810_set_channels(audio810_state_t *statep)
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * Configure multi-channel.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * SiS 7012 needs its own special multichannel config.
68c47f65208790c466e5e484f2293d3baed71c6aGarrett D'Amore * All other devices work the same.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_stop_dma()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This routine is used to put each DMA engine into the quiet state.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_state_t *state The device's state structure
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* pause bus master (needed for the following reset register) */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore I810_BM_PUT8(I810_BASE_PCM_IN + I810_OFFSET_CR, 0x0);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore I810_BM_PUT8(I810_BASE_PCM_OUT + I810_OFFSET_CR, 0x0);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore I810_BM_PUT8(I810_BASE_MIC + I810_OFFSET_CR, 0x0);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* and then reset the bus master registers for a three DMA engines */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore I810_BM_PUT8(I810_BASE_PCM_IN + I810_OFFSET_CR, I810_BM_CR_RST);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore I810_BM_PUT8(I810_BASE_PCM_OUT + I810_OFFSET_CR, I810_BM_CR_RST);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore I810_BM_PUT8(I810_BASE_MIC + I810_OFFSET_CR, I810_BM_CR_RST);
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_codec_sync()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Serialize access to the AC97 audio mixer registers.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_state_t *state The device's state structure
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_SUCCESS Ready for an I/O access to the codec
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * DDI_FAILURE An I/O access is currently in progress, can't
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * perform another I/O access.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amoreaudio810_codec_sync(audio810_state_t *statep)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore for (i = 0; i < 300; i++) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_write_ac97()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Set the specific AC97 Codec register.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The device's state structure
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * uint8_t reg AC97 register number
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * uint16_t data The data want to be set
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amoreaudio810_write_ac97(void *arg, uint8_t reg, uint16_t data)
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if (audio810_codec_sync(statep) == DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_read_ac97()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Get the specific AC97 Codec register.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * void *arg The device's state structure
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * uint8_t reg AC97 register number
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * The register value.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore if (audio810_codec_sync(statep) == DDI_SUCCESS) {
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_destroy()
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * Description:
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * This routine releases all resources held by the device instance,
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * as part of either detach or a failure in attach.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore * audio810_state_t *state The device soft state.
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore /* stop DMA engines */
88447a05f537aabe9a1bc3d5313f22581ec992a7Garrett D'Amore for (int i = 0; i < I810_NUM_PORTS; i++) {