Searched refs:channels (Results 1 - 25 of 49) sorted by relevance

12

/vbox/src/VBox/Devices/PC/ipxe/src/drivers/net/ath/ath9k/
H A Dath9k_common.c50 struct net80211_channel *curchan = dev->channels + dev->channel;
55 channel = &ah->channels[chan_idx];
H A Dath9k_main.c57 struct ath9k_channel *chan = &ah->channels[channel];
75 int pos = ah->curchan - &ah->channels[0];
112 * Set/change channels. If the channel is really being changed, it's done
122 struct net80211_channel *channel = dev->channels + dev->channel;
139 * To switch channels clear any pending DMA operations;
474 struct net80211_channel *channel = dev->channels + dev->channel;
570 struct net80211_channel *curchan = dev->channels + dev->channel;
734 struct net80211_channel *curchan = dev->channels + dev->channel;
739 old_pos = ah->curchan - &ah->channels[0];
747 ath9k_cmn_update_ichannel(&sc->sc_ah->channels[po
[all...]
H A Dath9k_ani.c204 if ((ah->dev->channels + ah->dev->channel)->band == NET80211_BAND_2GHZ) {
235 if ((ah->dev->channels + ah->dev->channel)->band == NET80211_BAND_2GHZ) {
684 for (i = 0; i < ARRAY_SIZE(ah->channels); i++) {
685 struct ath9k_channel *chan = &ah->channels[i];
H A Dath9k_init.c44 * on 5 MHz steps, we support the channels which we know
65 * on 5 MHz steps, we support the channels which we know
315 memcpy(&sc->hwinfo->channels[sc->hwinfo->nr_channels], ath9k_2ghz_chantable, sizeof(ath9k_2ghz_chantable));
325 memcpy(&sc->hwinfo->channels[sc->hwinfo->nr_channels], ath9k_5ghz_chantable, sizeof(ath9k_5ghz_chantable));
442 chan = &sc->hwinfo->channels[i];
445 ah->curchan = &ah->channels[chan->hw_value];
/vbox/src/libs/libpng-1.2.8/
H A Dpngwtran.c36 /* png_byte channels; number of channels (1-4) */
37 /* png_byte pixel_depth; bits per pixel (depth*channels) */
83 * row_info bit depth should be 8 (one pixel per byte). The channels
94 row_info->channels == 1)
197 row_info->pixel_depth = (png_byte)(bit_depth * row_info->channels);
224 int channels = 0;
228 shift_start[channels] = row_info->bit_depth - bit_depth->red;
229 shift_dec[channels] = bit_depth->red;
230 channels
[all...]
H A Dpngrtran.c546 * to alpha channels.
585 /* Expand tRNS chunks to alpha channels. */
1117 info_ptr->channels = 1;
1119 info_ptr->channels = 3;
1121 info_ptr->channels = 1;
1129 info_ptr->channels++;
1137 info_ptr->channels++;
1152 if(info_ptr->channels < png_ptr->user_transform_channels)
1153 info_ptr->channels = png_ptr->user_transform_channels;
1157 info_ptr->pixel_depth = (png_byte)(info_ptr->channels *
1506 int channels = 0; local
[all...]
H A Dpngtrans.c231 png_uint_32 istop= row_info->width * row_info->channels;
398 row_info->channels == 4)
474 row_info->channels = 3;
479 row_info->channels == 2)
530 row_info->channels = 1;
/vbox/src/VBox/Devices/PC/
H A DDevPit-i8254.cpp116 int rcLock = TMTimerLock((a_pThis)->channels[0].CTX_SUFF(pTimer), (a_rcBusy)); \
122 TMTimerUnlock((a_pThis)->channels[0].CTX_SUFF(pTimer)); \
133 TMTimerLock((a_pThis)->channels[0].CTX_SUFF(pTimer), VERR_IGNORED); \
144 TMTimerUnlock((a_pThis)->channels[0].CTX_SUFF(pTimer)); \
211 PITCHANNEL channels[3]; member in struct:PITSTATE
254 PTMTIMER pTimer = pChan->CTX_SUFF(pPit)->channels[0].CTX_SUFF(pTimer);
299 PTMTIMER pTimer = pChan->CTX_SUFF(pPit)->channels[0].CTX_SUFF(pTimer);
334 PPITCHANNEL pChan = &pThis->channels[channel];
341 PPITCHANNEL pChan = &pThis->channels[channel];
364 PPITCHANNEL pChan = &pThis->channels[channe
[all...]
/vbox/src/VBox/Devices/PC/BIOS/
H A Data.c90 bios_dsk->channels[channel].iface = ATA_IFACE_NONE;
91 bios_dsk->channels[channel].iobase1 = 0x0;
92 bios_dsk->channels[channel].iobase2 = 0x0;
93 bios_dsk->channels[channel].irq = 0;
142 iobase1 = bios_dsk->channels[channel].iobase1;
143 iobase2 = bios_dsk->channels[channel].iobase2;
223 iobase1 = bios_dsk->channels[channel].iobase1;
224 iobase2 = bios_dsk->channels[channel].iobase2;
371 bios_dsk->channels[0].iface = ATA_IFACE_ISA;
372 bios_dsk->channels[
[all...]
H A Ddisk.c272 status = inb(bios_dsk->channels[device/2].iobase1 + ATA_CB_STAT);
484 iobase1 = bios_dsk->channels[channel].iobase1;
485 iobase2 = bios_dsk->channels[channel].iobase2;
486 irq = bios_dsk->channels[channel].irq;
521 iface = bios_dsk->channels[channel].iface;
522 iobase1 = bios_dsk->channels[channel].iobase1;
H A Deltorito.c914 iobase1 = bios_dsk->channels[channel].iobase1;
915 iobase2 = bios_dsk->channels[channel].iobase2;
916 irq = bios_dsk->channels[channel].irq;
950 iface = bios_dsk->channels[channel].iface;
951 iobase1 = bios_dsk->channels[channel].iobase1;
/vbox/src/libs/libpng-1.2.8/contrib/pngminus/
H A Dpnm2png.c204 int channels; local
318 /* calculate the number of channels and store alpha-presence */
320 channels = 1;
322 channels = 2;
324 channels = 3;
326 channels = 4;
328 channels = 0; /* should not happen */
330 alpha_present = (channels - 1) % 2;
332 /* row_bytes is the width x number of channels x (bit-depth / 8) */
333 row_bytes = width * channels * ((bit_dept
[all...]
H A Dpng2pnm.c201 int channels; local
276 * get rowbytes and channels, and allocate image memory */
293 /* calculate new number of channels and store alpha-presence */
295 channels = 1;
297 channels = 2;
299 channels = 3;
301 channels = 4;
303 channels = 0; /* should never happen */
304 alpha_present = (channels - 1) % 2;
314 /* row_bytes is the width x number of channels
[all...]
/vbox/src/VBox/RDP/client-1.8.3/
H A Drdpsnd_sgi.c155 int channels; local
169 number of channels is a static setting and can not be changed after
170 a port is opened. So if the number of channels remains the same, we
174 channels = pwfx->nChannels;
179 if (channels != alGetChannels(audioconfig))
182 alSetChannels(audioconfig, channels);
H A Drdpsnd_libao.c86 format.channels = 2;
125 format.channels = pwfx->nChannels;
H A Drdpsnd_sun.c334 info.play.channels = pwfx->nChannels;
335 info.record.channels = info.play.channels;
348 info.record.channels = 1;
/vbox/src/libs/libpng-1.2.8/contrib/gregbook/
H A Dreadpng2.h67 int channels; member in struct:_mainprog_info
/vbox/src/VBox/Devices/PC/ipxe/src/usr/
H A Diwmgmt.c51 printf ( "Ch:%d Sig:%d", dev->channels[dev->channel].channel_nr,
127 int was_channel = dev->channels[dev->channel].channel_nr;
/vbox/src/VBox/Devices/PC/ipxe/src/drivers/net/ath/ath5k/
H A Dath5k.c201 struct net80211_channel *channels,
475 DBG("ath5k: can't get channels\n");
565 struct net80211_channel *channels,
599 channels[count].center_freq = freq;
600 channels[count].maxpower = 0; /* use regulatory */
601 channels[count].band = (chfreq == CHANNEL_2GHZ) ?
606 channels[count].hw_value = chfreq | CHANNEL_OFDM;
610 channels[count].hw_value = chfreq |
614 channels[count].hw_value = CHANNEL_B;
633 max_c = sizeof(sc->hwinfo->channels) / sizeo
564 ath5k_copy_channels(struct ath5k_hw *ah, struct net80211_channel *channels, unsigned int mode, unsigned int max) argument
[all...]
/vbox/src/VBox/Devices/Audio/
H A Dsolaudio.c246 pDstInfo->channels = pSrcInfo->channels;
269 pSol->AudioInfo.play.channels = as->nchannels;
294 ObtAudioInfo.nchannels = pSol->AudioInfo.play.channels;
636 pSol->AudioInfo.record.channels = as->nchannels;
664 ObtAudioInfo.nchannels = pSol->AudioInfo.record.channels;
H A Dpulseaudio.c259 LogRel(("Pulse: Open %s rate=%dHz channels=%d format=%s\n",
260 fIn ? "PCM_IN" : "PCM_OUT", pSampleSpec->rate, pSampleSpec->channels,
376 pPulse->SampleSpec.channels = as->nchannels;
397 obt_as.nchannels = pPulse->SampleSpec.channels;
556 pPulse->SampleSpec.channels = as->nchannels;
574 obt_as.nchannels = pPulse->SampleSpec.channels;
H A Dpulse_stubs.c175 (pa_channel_map *m, unsigned channels, pa_channel_map_def_t def),
176 (m, channels, def))
H A DDrvHostPulseAudio.cpp337 LogFunc(("Opening \"%s\", rate=%dHz, channels=%d, format=%s\n",
338 pszName, pSampleSpec->rate, pSampleSpec->channels,
571 pThisStrmOut->SampleSpec.channels = pCfg->cChannels;
597 streamCfg.cChannels = pThisStrmOut->SampleSpec.channels;
651 pThisStrmIn->SampleSpec.channels = pCfg->cChannels;
674 streamCfg.cChannels = pThisStrmIn->SampleSpec.channels;
/vbox/src/VBox/Devices/PC/ipxe/src/net/80211/
H A Dnet80211.c250 * This sets up a default conservative set of channels for probing,
445 struct net80211_channel *chan = &dev->channels[dev->channel];
805 memcpy ( dev->channels, dev->hw->channels,
806 NET80211_MAX_CHANNELS * sizeof ( dev->channels[0] ) );
903 * Add channels to 802.11 device
907 * @v len Number of channels to add
908 * @v txpower TX power (dBm) to allow on added channels
910 * To replace the current list of channels instead of adding to it,
920 dev->channels[
[all...]
/vbox/src/VBox/Devices/PC/ipxe/src/include/ipxe/
H A Dnet80211.h274 /** The maximum number of channels we allow to be configured simultaneously */
301 * channels its net80211_register() call indicated it could
395 * MHz. Adjacent channels will overlap, since 802.11
397 * commonly, channels 1, 6, and 11 are used.
400 * the frequency; channel 0 is 5000 MHz, and channels are
403 * seen. Most channels are not legal for use.
497 /** List of RF channels supported by the card */
498 struct net80211_channel channels[NET80211_MAX_CHANNELS]; member in struct:net80211_hw_info
500 /** Number of supported channels */
513 /** Estimate of the time required to change channels, i
806 struct net80211_channel channels[NET80211_MAX_CHANNELS]; member in struct:net80211_device
[all...]

Completed in 1045 milliseconds

12