Searched refs:PCI_CACHELINE_SIZE_OFFSET (Results 1 - 3 of 3) sorted by relevance

/vbox/src/VBox/Devices/EFI/Firmware/MdePkg/Include/IndustryStandard/
H A DPci22.h527 #define PCI_CACHELINE_SIZE_OFFSET 0x0C macro
/vbox/src/VBox/Devices/EFI/Firmware/BaseTools/Source/C/Include/IndustryStandard/
H A Dpci22.h299 #define PCI_CACHELINE_SIZE_OFFSET 0x0C macro
/vbox/src/VBox/Devices/PC/ipxe/src/include/ipxe/efi/IndustryStandard/
H A DPci22.h529 #define PCI_CACHELINE_SIZE_OFFSET 0x0C macro

Completed in 3880 milliseconds