Searched refs:IDTR (Results 1 - 11 of 11) sorted by relevance

/vbox/src/VBox/VMM/VMMR3/
H A DTRPM.cpp687 * Update IDTR (limit is including!).
1069 * Get the IDTR.
1071 VBOXIDTR IDTR; local
1072 IDTR.pIdt = CPUMGetGuestIDTR(pVCpu, &IDTR.cbIdt);
1073 if (!IDTR.cbIdt)
1081 * Check if Guest's IDTR has changed.
1083 if ( IDTR.pIdt != pVM->trpm.s.GuestIdtr.pIdt
1084 || IDTR.cbIdt != pVM->trpm.s.GuestIdtr.cbIdt)
1086 Log(("TRPMR3UpdateFromCPUM: Guest's IDT is changed to pIdt=%08X cbIdt=%08X\n", IDTR
[all...]
H A DCPUMDbg.cpp1239 CPU_REG_RW_AS("idtr", IDTR, DTR, idtr, cpumR3RegGet_idtr, cpumR3RegSet_idtr, NULL, NULL ),
1367 CPU_REG_RW_AS("idtr", IDTR, DTR, idtr, cpumR3RegGet_idtr, cpumR3RegSet_idtr, NULL, NULL ),
/vbox/src/VBox/Runtime/common/asm/
H A DASMGetIDTR.asm35 ; Gets the content of the IDTR CPU register.
36 ; @param pIdtr Where to store the IDTR contents.
H A DASMGetIdtrLimit.asm36 ; Gets the content of the IDTR CPU register.
37 ; @returns IDTR.LIMIT in ax
H A DASMSetIDTR.asm35 ; Sets the content of the IDTR CPU register.
36 ; @param pIdtr Where to load the IDTR contents from.
/vbox/include/VBox/vmm/
H A Dhm_svm.h188 /** IDTR read. */
196 /** IDTR write. */
318 /** 6 Intercept reads of IDTR. */
326 /** 10 Intercept writes of IDTR. */
460 * SVM GDTR/IDTR type.
701 /** Offset 0x480 - Guest IDTR register. */
702 SVMIDTR IDTR; member in struct:SVMVMCB::__anon351
821 AssertCompileMemberOffset(SVMVMCB, guest.IDTR, 0x480);
/vbox/src/VBox/Devices/EFI/Firmware/MdePkg/Library/BaseLib/Ia32/
H A DThunk16.asm247 lidt fword ptr [esp + 36] ; restore protected mode IDTR
/vbox/src/VBox/Devices/EFI/Firmware/MdePkg/Library/BaseLib/X64/
H A DThunk16.S317 lidt 0x50(%rsp) # restore protected mode IDTR
H A DThunk16.asm302 lidt fword ptr [rsp + 50h] ; restore protected mode IDTR
/vbox/src/VBox/VMM/VMMR0/
H A DHMSVMR0.cpp1356 /* Guest IDTR. */
1359 pVmcb->guest.IDTR.u32Limit = pCtx->idtr.cbIdt;
1360 pVmcb->guest.IDTR.u64Base = pCtx->idtr.pIdt;
2029 pMixedCtx->idtr.cbIdt = pVmcb->guest.IDTR.u32Limit;
2030 pMixedCtx->idtr.pIdt = pVmcb->guest.IDTR.u64Base;
2823 Log4(("guest.IDTR.u32Limit %#RX32\n", pVmcb->guest.IDTR.u32Limit));
2824 Log4(("guest.IDTR.u64Base %#RX64\n", pVmcb->guest.IDTR.u64Base));
H A DHMR0A.asm1069 ; * Gets 64-bit GDTR and IDTR on darwin.
1071 ; * @param pIdtr Where to store the 64-bit IDTR.

Completed in 57 milliseconds