Searched refs:Q_CSR (Results 1 - 2 of 2) sorted by relevance

/illumos-gate/usr/src/uts/common/io/yge/
H A Dyge.c2078 CSR_WRITE_4(dev, Q_ADDR(port->p_rxq, Q_CSR), BMU_CLR_IRQ_PAR);
2083 CSR_WRITE_4(dev, Q_ADDR(port->p_txq, Q_CSR), BMU_CLR_IRQ_TCP);
2561 CSR_WRITE_4(dev, Q_ADDR(txq, Q_CSR), BMU_CLR_RESET);
2562 CSR_WRITE_4(dev, Q_ADDR(txq, Q_CSR), BMU_OPER_INIT);
2563 CSR_WRITE_4(dev, Q_ADDR(txq, Q_CSR), BMU_FIFO_OP_ON);
2584 CSR_WRITE_4(dev, Q_ADDR(rxq, Q_CSR), BMU_CLR_RESET);
2585 CSR_WRITE_4(dev, Q_ADDR(rxq, Q_CSR), BMU_OPER_INIT);
2586 CSR_WRITE_4(dev, Q_ADDR(rxq, Q_CSR), BMU_FIFO_OP_ON);
2601 CSR_WRITE_4(dev, Q_ADDR(rxq, Q_CSR),
2745 CSR_WRITE_4(dev, Q_ADDR(txq, Q_CSR), BMU_STO
[all...]
H A Dyge.h386 #define Q_CSR 0x34 /* 32 bit BMU Control/Status Register */ macro

Completed in 77 milliseconds