Searched refs:PEC_CORE_AND_BLOCK_INTERRUPT_ENABLE (Results 1 - 2 of 2) sorted by relevance

/illumos-gate/usr/src/uts/sun4u/io/px/
H A Dpx_hlib.c55 {PEC_CORE_AND_BLOCK_INTERRUPT_ENABLE, PX_CHIP_UNIDENTIFIED},
1609 * CSR_V PEC_CORE_AND_BLOCK_INTERRUPT_ENABLE Expect Kernel 0x800000000000000F
1613 CSR_XS(csr_base, PEC_CORE_AND_BLOCK_INTERRUPT_ENABLE, val);
1615 "hvio_pec_init - PEC_CORE_AND_BLOCK_INTERRUPT_ENABLE: 0x%llx\n",
1616 CSR_XR(csr_base, PEC_CORE_AND_BLOCK_INTERRUPT_ENABLE));
H A Dpx_regs.h1398 #define PEC_CORE_AND_BLOCK_INTERRUPT_ENABLE 0x51800 macro

Completed in 81 milliseconds