Lines Matching defs:USDM_REG_USDM_INT_MASK_0
20217 #define USDM_REG_USDM_INT_MASK_0 0xc42a0UL //ACCESS:RW DataWidth:0x20 Description: Interrupt mask register #0 read/write