Lines Matching defs:TSEM_REG_TSEM_INT_MASK_1
18491 #define TSEM_REG_TSEM_INT_MASK_1 0x180110UL //ACCESS:RW DataWidth:0xd Description: Interrupt mask register #1 read/write