Lines Matching defs:TSEM_REG_TSEM_INT_MASK_0
18345 #define TSEM_REG_TSEM_INT_MASK_0 0x180100UL //ACCESS:RW DataWidth:0x20 Description: Interrupt mask register #0 read/write