Lines Matching defs:PGLUE_B_REG_PGLUE_B_INT_MASK
11775 #define PGLUE_B_REG_PGLUE_B_INT_MASK 0x92a4UL //ACCESS:RW DataWidth:0xb Description: Interrupt mask register #0 read/write