Lines Matching defs:IGU_REG_IGU_INT_MASK
5155 #define IGU_REG_IGU_INT_MASK 0x130098UL //ACCESS:RW DataWidth:0xb Description: Interrupt mask register #0 read/write