Lines Matching defs:HC_REG_HC_INT_MASK
4918 #define HC_REG_HC_INT_MASK 0x108090UL //ACCESS:RW DataWidth:0x7 Description: Interrupt mask register #0 read/write