Lines Matching defs:BRB1_REG_BRB1_INT_MASK
439 #define BRB1_REG_BRB1_INT_MASK 0x60128UL //ACCESS:RW DataWidth:0x13 Description: Interrupt mask register #0 read/write